

STK25C48 2K x 8 *AutoStore*™ nvSRAM *QuantumTrap*™ CMOS Nonvolatile Static RAM

Obsolete - Not Recommend for new Designs


FEATURES

- Nonvolatile Storage without Battery Problems
- Directly Replaces 2K x 8 Static RAM, Battery-Backed RAM or EEPROMs
- 25ns, 35ns and 45ns Access Times
- STORE to Nonvolatile Elements Initiated by AutoStore™ on Power Down
- RECALL to SRAM Initiated by Power Restore
- 10mA Typical Icc at 200ns Cycle Time
- Unlimited READ, WRITE and RECALL Cycles
- 1,000,000 STORE Cycles to Nonvolatile Elements
- 100-Year Data Retention over Full Industrial Temperature Range
- Commercial and Industrial Temperatures
- 24-Pin 600 PDIP Package

DESCRIPTION

The STK25C48 is a fast SRAM with a nonvolatile element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resides in the Nonvolatile Elements. Data transfers from the SRAM to the Nonvolatile Elements (the *STORE* operation) can take place automatically on power down using charge stored in system capacitance. Transfers from the Nonvolatile Elements to the SRAM (the *RECALL* operation) take place automatically on restoration of power. The nvSRAM can be used in place of existing 2K x 8 SRAMs and also matches the pinout of 2K x 8 battery-backed SRAMs, EPROMs and EEPROMs, allowing direct substitution while enhancing performance. No support circuitry is required for microprocessor interfacing.

BLOCK DIAGRAM



PIN CONFIGURATIONS

	1	24 🗆 V _{CC}
	2	23 🗖 A ₈
A ₇	3	22 🗌 A ₉
A ₆	4	21 🗖 👿
$A_5 \square$	5	20 🗖 G
$A_4 \square$	6	19 🗖 A ₁₀
A ₃	7	
$A_2 \square$	8	17 🗖 DQ7
A ₁	9	$16 \square DQ_6$
A ₀	10	
DQ ₀	11	
DQ ₁	12	13 DQ ₃ 24 - 600 PDIP

PIN NAMES

A ₀ - A ₁₀	Address Inputs
W	Write Enable
DQ ₀ - DQ ₇	Data In/Out
Ē	Chip Enable
G	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground

March 2006

ABSOLUTE MAXIMUM RATINGS^a

Voltage on Input Relative to Ground	–0.5V to 7.0V
Voltage on Input Relative to V _{SS} 0.6V to	• (V _{CC} + 0.5V)
Voltage on DQ ₀₋₇ 0.5V to	(V _{CC} + 0.5V)
Temperature under Bias	5°C to 125°C
Storage Temperature6	5°C to 150°C
Power Dissipation	1W
DC Output Current (1 output at a time, 1s duration)	15mA

DC CHARACTERISTICS

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

$(V_{CC} = 5.0V \pm 10\%)$

		COMMERCIAL		INDUSTRIAL			10750
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
I _{CC1} b	Average V _{CC} Current		85 75		90 75	mA mA	$t_{AVAV} = 25$ ns $t_{AVAV} = 35$ ns
			65		65	mA	$t_{AVAV} = 45$ ns
I _{CC2} c	Average V _{CC} Current during STORE		3		3	mA	All Inputs Don't Care, V _{CC} = max
I _{CC3} b	Average V _{CC} Current at t _{AVAV} = 200ns 5V, 25°C, Typical		10		10	mA	$\overline{W} \ge (V_{CC} - 0.2V)$ All Others Cycling, CMOS Levels
I _{CC4} c	Average V _{CAP} Current during <i>AutoStore</i> ™ Cycle		2		2	mA	All Inputs Don't Care
I _{SB1} ^d	Average V _{CC} Current		25		26	mA	$t_{AVAV} = 25 \text{ns}, \overline{E} \ge V_{IH}$
	(Standby, Cycling TTL Input Levels)		21		22	mA	t _{AVAV} = 35ns, Ē≥V _{IH}
			18		19	mA	t_{AVAV} = 45ns, $\overline{E} \ge V_{IH}$
I _{SB2} ^d	V _{CC} Standby Current (Standby, Stable CMOS Input Levels)		1.5		1.5	mA	$\overline{E} \ge (V_{CC} - 0.2V)$ All Others V _{IN} $\le 0.2V$ or $\ge (V_{CC} - 0.2V)$
I _{ILK}	Input Leakage Current		±1		±1	μA	$V_{CC} = max$ $V_{IN} = V_{SS}$ to V_{CC}
I _{OLK}	Off-State Output Leakage Current		±5		±5	μA	$V_{CC} = max$ $V_{IN} = V_{SS}$ to V_{CC} , \overline{E} or $\overline{G} \ge V_{IH}$
V _{IH}	Input Logic "1" Voltage	2.2	V _{CC} + .5	2.2	V _{CC} + .5	V	All Inputs
V _{IL}	Input Logic "0" Voltage	V _{SS} – .5	0.8	V _{SS} – .5	0.8	V	All Inputs
V _{OH}	Output Logic "1" Voltage	2.4		2.4		V	I _{OUT} =-4mA
V _{OL}	Output Logic "0" Voltage		0.4		0.4	V	I _{OUT} = 8mA
T _A	Operating Temperature	0	70	-40	85	°C	

Note b: I_{CC_1} and I_{CC_3} are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded. Note c: I_{CC_2} and I_{CC_4} are the average currents required for the duration of the respective *STORE* cycles (t_{STORE}).

Note d: $\vec{E} \ge V_{H}$ will not produce standby current levels until any nonvolatile cycle in progress has timed out.

AC TEST CONDITIONS

Input Pulse Levels	0V to 3V
Input Rise and Fall Times	≤5ns
Input and Output Timing Reference	
Output Load	See Figure 1

CAPACITANCE^e $(T_A = 25^{\circ}C, f = 1.0MHz)$

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
C _{IN}	Input Capacitance	8	pF	$\Delta V = 0$ to 3V
C _{OUT}	C _{OUT} Output Capacitance		pF	$\Delta V = 0$ to $3V$

Note e: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading

March 2006

SRAM READ CYCLES #1 & #2


 $(V_{CC} = 5.0V \pm 10\%)$

	SYME	BOLS	DADAMETED	STK25	C48-25	STK25C48-35		STK25C48-45		
NO.	#1, #2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
1	t _{ELQV}	t _{ACS}	Chip Enable Access Time		25		35		45	ns
2	t _{AVAV} f	t _{RC}	Read Cycle Time	25		35		45		ns
3	t _{AVQV} g	t _{AA}	Address Access Time		25		35		45	ns
4	t _{GLQV}	t _{OE}	Output Enable to Data Valid		10		15		20	ns
5	t _{AXQX} g	t _{OH}	Output Hold after Address Change	5		5		5		ns
6	t _{ELQX}	t _{LZ}	Chip Enable to Output Active	5		5		5		ns
7	t _{EHQZ} h	t _{HZ}	Chip Disable to Output Inactive		10		13		15	ns
8	t _{GLQX}	tolz	Output Enable to Output Active	0		0		0		ns
9	t _{GHQZ} h	t _{OHZ}	Output Disable to Output Inactive		10		13		15	ns
10	t _{ELICCH} e	t _{PA}	Chip Enable to Power Active	0		0		0		ns
11	t _{EHICCL} d, e	t _{PS}	Chip Disable to Power Standby		25		35		45	ns


Note f: \overline{W} must be high during SRAM READ cycles and low during SRAM WRITE cycles. Note g: I/O state assumes \overline{E} , $\overline{G} \le V_{IL}$ and $\overline{W} \ge V_{IH}$; device is continuously selected.

Note h: Measured \pm 200mV from steady state output voltage.

SRAM READ CYCLE #1: Address Controlled^{f, g}



SRAM READ CYCLE #2: E Controlled^f



March 2006


SRAM WRITE CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$


		SYMBOLS		DADAMETER		C48-25	STK25C48-35		STK25C48-45		
NO.	#1	#2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
12	t _{AVAV}	t _{AVAV}	t _{WC}	Write Cycle Time	25		35		45		ns
13	t _{WLWH}	t _{WLEH}	t _{WP}	Write Pulse Width	20		25		30		ns
14	t _{ELWH}	t _{ELEH}	t _{CW}	Chip Enable to End of Write	20		25		30		ns
15	t _{DVWH}	^t DVEH	t _{DW}	Data Set-up to End of Write	10		12		15		ns
16	t _{WHDX}	t _{EHDX}	t _{DH}	Data Hold after End of Write	0		0		0		ns
17	t _{AVWH}	t _{AVEH}	t _{AW}	Address Set-up to End of Write	20		25		30		ns
18	t _{AVWL}	t _{AVEL}	t _{AS}	Address Set-up to Start of Write	0		0		0		ns
19	t _{WHAX}	t _{EHAX}	t _{WR}	Address Hold after End of Write	0		0		0		ns
20	t _{WLQZ} h, i		t _{WZ}	Write Enable to Output Disable		10		13		15	ns
21	t _{WHQX}		t _{OW}	Output Active after End of Write	5		5		5		ns

Note i: If \overline{W} is low when \overline{E} goes low, the outputs remain in the high-impedance state. Note j: \overline{E} or \overline{W} must be $\ge V_{IH}$ during address transitions.

SRAM WRITE CYCLE #1: W Controlled



SRAM WRITE CYCLE #2: E Controlled



March 2006

4Document Control # ML0005 rev 0.2


AutoStore™/POWER-UP RECALL

 $(V_{CC} = 5.0V \pm 10\%)$

NO	NO. SYMBOLS Standard	PARAMETER	STK2	5C48	UNITS	NOTES
NO.			MIN	MAX		
22	^t RESTORE	Power-up RECALL Duration		550	μs	k
23	^t STORE	STORE Cycle Duration		10	ms	g
24	^t DELAY	Time Allowed to Complete SRAM Cycle	1		μs	g
25	V _{SWITCH}	Low Voltage Trigger Level	4.0	4.5	V	
26	V _{RESET}	Low Voltage Reset Level		3.6	V	е

Note k: $t_{RESTORE}$ starts from the time V_{CC} rises above V_{SWITCH}.

AutoStore™/POWER-UP RECALL



DEVICE OPERATION

The STK25C48 is a versatile memory chip that provides several modes of operation. The STK25C48 can operate as a standard 8K x 8 SRAM. It has an 8K x 8 Nonvolatile Elements shadow to which the SRAM information can be copied, or from which the SRAM can be updated in nonvolatile mode.

NOISE CONSIDERATIONS

Note that the STK25C48 is a high-speed memory and so must have a high-frequency bypass capacitor of approximately 0.1 μ F connected between V_{CC} and V_{SS}, using leads and traces that are as short as possible. As with all high-speed CMOS ICs, normal careful routing of power, ground and signals will help prevent noise problems.

SRAM READ

The <u>STK25C48</u> performs a READ cycle whenever \overline{E} and \overline{G} are low and \overline{W} is high. The address specified on pins A₀₋₁₀ determines which of the 2,048 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of t_{AVQV} (READ cycle #1). If the READ is initiated by \overline{E} or \overline{G} , the outputs will be valid at t_{ELQV} or at t_{GLQV}, whichever is later (READ cycle #2). The data outputs will repeatedly respond to address changes within the t_{AVQV} access time without the need for transitions on any control input pins, and will remain valid until another address change or until \overline{E} or \overline{G} is brought high or \overline{W} is brought low.

SRAM WRITE

A WRITE cycle is performed whenever \overline{E} and \overline{W} are low. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either \overline{E} or \overline{W} goes high at the end of the cycle. The data on the common I/O pins DQ₀₋₇ will be written into the memory if it is valid t_{DVWH} before the end of a \overline{W} controlled WRITE or t_{DVEH} before the end of an \overline{E} controlled WRITE.

It is recommended that \overline{G} be kept high during the entire WRITE cycle to avoid data bus contention on the common I/O lines. If \overline{G} is left low, internal circuitry will turn off the output buffers t_{WLQZ} after \overline{W} goes low.

AutoStore[™] OPERATION

The STK25C48 uses the intrinsic system capacitance to perform an automatic store on power down. As long as the system power supply takes at least t_{STORE} to decay from V_{SWITCH} down to 3.6V, the STK25C48 will safely and automatically store the SRAM data in Nonvolatile Elements on power down.

In order to prevent unneeded *STORE* operations, automatic *STORE* will be ignored unless at least one WRITE operation has taken place since the most recent *STORE* or *RECALL* cycle.

POWER-UP RECALL

During power up, or after any low-power condition ($V_{CC} < V_{RESET}$), an internal *RECALL* request will be latched. When V_{CC} once again exceeds the sense voltage of V_{SWITCH} , a *RECALL* cycle will automatically be initiated and will take $t_{RESTORE}$ to complete.


If the STK25C48 is in a WRITE state at the end of power-up *RECALL*, the SRAM data will be corrupted. To help avoid this situation, a 10K Ohm resistor should be connected either between \overline{W} and system V_{cc} or between \overline{E} and system V_{cc} .

HARDWARE PROTECT

The STK25C48 offers hardware protection against inadvertent *STORE* operation and SRAM WRITES during low-voltage conditions. When $V_{CC} < V_{SWITCH}$, *STORE* operations and SRAM WRITEs are inhibited.

LOW AVERAGE ACTIVE POWER

The STK25C48 draws significantly less current when it is cycled at times longer than 50ns. Figure 2 shows the relationship between I_{CC} and READ cycle time. Worst-case current consumption is shown for both CMOS and TTL input levels (commercial temperature range, $V_{CC} = 5.5V$, 100% duty cycle on chip enable). Figure 3 shows the same relationship for WRITE cycles. If the chip enable duty cycle is less than 100%, only standby current is drawn when the chip is disabled. The overall average current drawn by the STK25C48 depends on the following items: 1) CMOS vs. TTL input levels; 2) the duty cycle of chip enable; 3) the overall cycle rate for accesses; 4) the ratio of READs to WRITEs; 5) the operating temperature; 6) the V_{cc} level; and 7) I/O loading.







Figure 3: I_{CC} (max) Writes

Downloaded from Elcodis.com electronic components distributor

ORDERING INFORMATION



Document Revision History

Revision	Date	Summary
0.0	December 2002	Removed 20 nsec device.
0.1	September 2003	Added lead-free lead finish
0.2	March 2006	Marked as Obsolete, Not recommended for new design.