

# STK11C68-5 (SMD5962-92324)


# 64 Kbit (8K x 8) SoftStore nvSRAM

#### **Features**

- 35 ns, 45 ns, and 55 ns access times
- Pin compatible with industry standard SRAMs
- Software initiated nonvolatile STORE
- Unlimited Read and Write endurance
- Automatic RECALL to SRAM on power up
- Unlimited RECALL cycles
- 1,000,000 STORE cycles
- 100 year data retention
- Single 5V ± 10% operation
- Military temperature
- 28-pin (300 mil) CDIP and 28-pad LCC packages

#### **Functional Description**

The Cypress STK11C68-5 is a 64 Kb fast static RAM with a nonvolatile element in each memory cell. The embedded nonvolatile elements incorporate QuantumTrap technology to produce the world's most reliable nonvolatile memory. The SRAM provides unlimited read and write cycles, while independent nonvolatile data resides in the highly reliable QuantumTrap cell. Data transfers under software control from SRAM to the nonvolatile elements (the STORE operation). On power up, data is automatically restored to the SRAM (the RECALL operation) from the nonvolatile memory. RECALL operations are also available under software control.



**Cypress Semiconductor Corporation**Document Number: 001-51001 Rev. \*A

198 Champion Court

San Jose, CA 95134-1709

408-943-2600

Revised April 07, 2009



#### **Pinouts**

Figure 1. Pin Diagram - 28-Pin DIP





Figure 2. Pin Diagram - 28-Pin LLC



#### **Pin Definitions**

Pin Name	Alt	I/O Type	Description
A <sub>0</sub> -A <sub>12</sub>		Input	Address Inputs. Used to select one of the 8,192 bytes of the nvSRAM.
DQ <sub>0</sub> -DQ <sub>7</sub>		Input/Output	Bidirectional Data I/O Lines. Used as input or output lines depending on operation.
WE	W	Input	Write Enable Input, Active LOW. When the chip is enabled and WE is LOW, data on the I/O pins is written to the specific address location.
CE	Ē	Input	Chip Enable Input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
ŌĒ	G	Input	Output Enable, Active LOW. The active LOW $\overline{OE}$ input enables the data output buffers during read cycles. Deasserting $\overline{OE}$ HIGH causes the I/O pins to tristate.
V <sub>SS</sub>		Ground	Ground for the Device. The device is connected to ground of the system.
V <sub>CC</sub>		Power Supply	Power Supply Inputs to the Device.

Document Number: 001-51001 Rev. \*A Page 2 of 15



#### **Device Operation**

The STK11C68-5 is a versatile memory chip that provides several modes of operation. The STK11C68-5 can operate as a standard 8K x 8 SRAM. It has an 8K x 8 Nonvolatile Elements shadow to which the SRAM information can be copied or from which the SRAM can be updated in nonvolatile mode.

#### SRAM Read

The STK11C68-5 performs a Read cycle whenever CE and OE are LOW while  $\overline{WE}$  is HIGH. The address specified on pins  $A_{0-12}$  determines the 8,192 data bytes accessed. When the Read is initiated by an address transition, the outputs are valid after a delay of  $t_{AA}$  (Read cycle 1). If the Read is initiated by  $\overline{CE}$  or  $\overline{OE}$ , the outputs are valid at  $t_{ACE}$  or at  $t_{DOE}$ , whichever is later (Read cycle 2). The data outputs repeatedly respond to address changes within the  $t_{AA}$  access time without the need for transitions on any control input  $\overline{DE}$  in  $\overline{DE}$  is brought HIGH, or  $\overline{DE}$  is brought LOW.

#### **SRAM Write**

A Write cycle is performed whenever  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  are LOW. The address inputs must be stable before entering the Write cycle and must remain stable until either  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  goes HIGH at the end of the cycle. The data on the common I/O pins DQ<sub>0-7</sub> are written into the memory if it has valid  $t_{SD}$ . This is done before the end of a  $\overline{\text{WE}}$  controlled Write or before the end of an  $\overline{\text{CE}}$  controlled Write. Keep  $\overline{\text{OE}}$  HIGH during the entire Write cycle to avoid data bus contention on common I/O lines. If  $\overline{\text{OE}}$  is left LOW, internal circuitry turns off the output buffers  $t_{HZWE}$  after  $\overline{\text{WE}}$  goes LOW.

#### Software STORE

Data is transferred from the SRAM to the nonvolatile memory by a software address sequence. The STK11C68-5 software STORE cycle is initiated by executing sequential  $\overline{\text{CE}}$  controlled Read cycles from six specific address locations in exact order. During the STORE cycle, an erase of the previous nonvolatile data is first performed followed by a program of the nonvolatile elements. When a STORE cycle is initiated, input and output are disabled until the cycle is completed.

Because a sequence of Reads from specific addresses is used for STORE initiation, it is important that no other Read or Write accesses intervene in the sequence. If they intervene, the sequence is aborted and no STORE or RECALL takes place.

To initiate the software STORE cycle, the following Read sequence is performed:

- 1. Read address 0x0000, Valid READ
- 2. Read address 0x1555, Valid READ
- 3. Read address 0x0AAA, Valid READ
- Read address 0x1FFF, Valid READ
- 5. Read address 0x10F0, Valid READ
- 6. Read address 0x0F0F, Initiate STORE cycle

The software sequence is clocked with  $\overline{\text{CE}}$  controlled Reads. When the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled. It is important that Read cycles and not  $\underline{\text{W}}$  rite cycles are used in the sequence. It is not necessary that  $\overline{\text{OE}}$  is LOW for a valid sequence. After the  $t_{\text{STORE}}$  cycle time is fulfilled, the SRAM is again activated for Read and Write operation.

#### Software RECALL

Data is transferred from the nonvolatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of Read operations in a manner similar to the software STORE initiation. To initiate the RECALL cycle, the following sequence of  $\overline{\text{CE}}$  controlled Read operations is performed:

- Read address 0x0000, Valid READ
- 2. Read address 0x1555, Valid READ
- 3. Read address 0x0AAA, Valid READ
- 4. Read address 0x1FFF, Valid READ
- 5. Read address 0x10F0, Valid READ
- 6. Read address 0x0F0E, Initiate RECALL cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared; then, the nonvolatile information is transferred into the SRAM cells. After the  $t_{RECALL}$  cycle time, the SRAM is again ready for Read and Write operations. The RECALL operation does not alter the data in the nonvolatile elements. The nonvolatile data can be recalled an unlimited number of times.

#### Hardware RECALL (Power Up)

During power up or after any low power condition ( $V_{CC} < V_{RESET}$ ), an internal RECALL request is latched. When  $V_{CC}$  once again exceeds the sense voltage of  $V_{SWITCH}$ , a RECALL cycle is automatically initiated and takes  $t_{HRECALL}$  to complete.

If the STK11C68-5 is in a Write state at the end of power up RECALL, the SRAM data is corrupted. To help avoid this situation, a 10 Kohm resistor is connected either between WE and system  $V_{CC}$  or between CE and system  $V_{CC}$ .

#### **Hardware Protect**

The STK11C68-5 offers hardware protection against inadvertent STORE operation and SRAM Writes during low voltage conditions. When  $V_{CAP} < V_{SWITCH}$ , all externally initiated STORE operations and SRAM Writes are inhibited.

#### **Noise Considerations**

The STK11C68-5 is a high speed memory. It must have a high frequency bypass capacitor of approximately 0.1  $\mu\text{F}$  connected between  $V_{CC}$  and  $V_{SS}$ , using leads and traces that are as short as possible. As with all high speed CMOS ICs, careful routing of power, ground, and signals reduce circuit noise.

Document Number: 001-51001 Rev. \*A Page 3 of 15




#### **Low Average Active Power**


CMOS technology provides the STK11C68-5 the benefit of drawing significantly less current when it is cycled at times longer than 50 ns. Figure 3 and Figure 4 shows the relationship between I<sub>CC</sub> and Read or Write cycle time. Worst case current consumption is shown for both CMOS and TTL input levels (commercial temperature range, VCC = 5.5V, 100% duty cycle on chip enable). Only standby current is drawn when the chip is disabled. The overall average current drawn by the STK11C68-5 depends on the following items:

- Duty cycle of chip enable
- Overall cycle rate for accesses
- Ratio of Reads to Writes
- CMOS versus TTL input levels
- Operating temperature
- V<sub>CC</sub> level
- I/O loading


Figure 3. Current Versus Cycle Time (Read)



**Table 1. Hardware Mode Selection** 



#### Figure 4. Current Versus Cycle Time (Write)



#### **Best Practices**

Cypress nvSRAM products have been used effectively for over 15 years. While ease of use is one of the product's main system values, the experience gained from working with hundreds of applications has resulted in the following suggestions as best practices:

- The nonvolatile cells in an nvSRAM are programmed on the test floor during final test and quality assurance. Incoming inspection routines at customer or contract manufacturer's sites sometimes reprograms these values. Final NV patterns are typically repeating patterns of AA, 55, 00, FF, A5, or 5A. The end product's firmware must not assume that an NV array is in a set programmed state. Routines that check memory content values to determine first time system configuration.
- Cold or warm boot status, and so on must always program a unique NV pattern (for example, complex 4-byte pattern of 46 E6 49 53 hex or more random bytes) as part of the final system manufacturing test. This is to ensure these system routines work consistently.

Note

1. The six consecutive addresses must be in the order listed. WE must be high during all six consecutive CE controlled cycles to enable a nonvolatile cycle.

Document Number: 001-51001 Rev. \*A



### **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage Temperature ......-65°C to +150°C Temperature under bias......-55°C to +125°C Supply Voltage on  $V_{CC}$  Relative to GND .....-0.5V to 7.0V Voltage on Input Relative to Vss.....-0.6V to  $V_{CC}$  + 0.5V

Voltage on DQ <sub>0-7</sub>	0.5V to Vcc + 0.5V
Power Dissipation	1.0W
DC Output Current (1 output at a	time, 1s duration) 15 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>		
Military	-55°C to +125°C	4.5V to 5.5V		

#### **DC Electrical Characteristics**

Over the operating range ( $V_{CC} = 4.5V$  to 5.5V)

Parameter	Description	Test Conditions	Min	Max	Unit
I <sub>CC1</sub>	Average V <sub>CC</sub> Current	$t_{RC}$ = 35 ns $t_{RC}$ = 45 ns $t_{RC}$ = 55 ns Dependent on output loading and cycle rate. Values obtained without output loads. $I_{OUT}$ = 0 mA		75 65 55	mA mA mA
I <sub>CC2</sub>	Average V <sub>CC</sub> Current during STORE	All Inputs Do Not Care, V <sub>CC</sub> = Max Average current for duration t <sub>STORE</sub>		3	mA
I <sub>CC3</sub>	Average V <sub>CC</sub> Current at t <sub>RC</sub> = 200 ns, 5V, 25°C Typical	$\overline{\text{WE}} \ge (\text{V}_{\text{CC}} - 0.2\text{V})$ . All other inputs cycling. Dependent on output loading and cycle rate. Values obtained without output loads.		10	mA
I <sub>SB1</sub> <sup>[2]</sup>	V <sub>CC</sub> Standby Current (Standby, Cycling TTL Input Levels)	$t_{RC} = 35 \text{ ns}, \overline{CE} \ge V_{IH}$ $t_{RC} = 45 \text{ ns}, \overline{CE} \ge V_{IH}$ $t_{RC} = 55 \text{ ns}, \overline{CE} \ge V_{IH}$		24 21 20	mA mA mA
I <sub>SB2</sub> <sup>[2]</sup>	V <sub>CC</sub> Standby Current	$\overline{\text{CE}} \ge (\text{V}_{\text{CC}} - 0.2\text{V})$ . All others $\text{V}_{\text{IN}} \le 0.2\text{V}$ or $\ge (\text{V}_{\text{CC}} - 0.2\text{V})$ . Standby current level after nonvolatile cycle is complete. Inputs are static. f = 0 MHz		1500	μА
I <sub>IX</sub>	Input Leakage Current	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}$	-1	+1	μΑ
I <sub>OZ</sub>	Off State Output Leakage Current	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}, \overline{CE} \text{ or } \overline{OE} \ge V_{IH} \text{ or } \overline{WE} \le V_{IL}$	-5	+5	μА
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> + 0.5	V
$V_{IL}$	Input LOW Voltage		$V_{SS} - 0.5$	0.8	V
V <sub>OH</sub>	Output HIGH Voltage	$I_{OUT} = -4 \text{ mA}$	2.4		V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OUT</sub> = 8 mA		0.4	V

#### **Data Retention and Endurance**

Parameter	Description	Min	Unit
DATA <sub>R</sub>	Data Retention	100	Years
$NV_C$	Nonvolatile STORE Operations	1,000	K

### Capacitance

In this table, the capacitance parameters are listed. [3]

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz,	8	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 0 \text{ to } 3.0V$	7	pF

- Note
  2. CE ≥ V<sub>IH</sub> does not produce standby current levels until any nonvolatile cycle in progress has timed out.
- 3. These parameters are guaranteed by design and are not tested.




### **Thermal Resistance**

In this table, the thermal resistance parameters are listed. [3]

Parameter	Description	Test Conditions	28-CDIP	28-LCC	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA /	TBD	TBD	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)	JESD51.	TBD	TBD	°C/W

Figure 5. AC Test Loads



### **AC Test Conditions**

Input Pulse Levels0	V to 3\	/
Input Rise and Fall Times (10% to 90%)	<u>&lt;</u> 5 ns	3
Input and Output Timing Reference Levels	1.5\	/

Document Number: 001-51001 Rev. \*A Page 6 of 15




# **AC Switching Characteristics**

### **SRAM Read Cycle**

Paran	neter		35	ns	45 ns		55 ns		
Cypress Parameter	Alt	Description	Min	Max	Min	Max	Min	Max	Unit
t <sub>ACE</sub>	$t_{ELQV}$	Chip Enable Access Time		35		45		55	ns
t <sub>RC</sub> [4]	t <sub>AVAV,</sub> t <sub>ELEH</sub>	Read Cycle Time	35		45		55		ns
t <sub>AA</sub> <sup>[5]</sup>	t <sub>AVQV</sub>	Address Access Time		35		45		55	ns
t <sub>DOE</sub>	$t_{GLQV}$	Output Enable to Data Valid		15		20		35	ns
t <sub>OHA</sub> <sup>[5]</sup>	t <sub>AXQX</sub>	Output Hold After Address Change	5		5		5		ns
t <sub>LZCE</sub> [6]	$t_{ELQX}$	Chip Enable to Output Active	5		5		5		ns
	t <sub>EHQZ</sub>	Chip Disable to Output Inactive		13		15		25	ns
t <sub>LZOE</sub> [6]	$t_{GLQX}$	Output Enable to Output Active	0		0		0		ns
t <sub>HZOE</sub> [6]	t <sub>GHQZ</sub>	Output Disable to Output Inactive		13		15		25	ns
t <sub>PU</sub> [3]	t <sub>ELICCH</sub>	Chip Enable to Power Active	0		0		0		ns
t <sub>PD</sub> [3]	t <sub>EHICCL</sub>	Chip Disable to Power Standby		35		45		55	ns

## **Switching Waveforms**

Figure 6. SRAM Read Cycle 1: Address Controlled  $^{[4,\,5]}$ 



ACTIVE

DATA VALID

DQ (DATA OUT) -

ICC -

- Notes

  WE must be High during SRAM Read cycles.
  I/O state assumes CE and OE ≤ V<sub>IL</sub> and WE ≥ V<sub>IH</sub>; device is continuously selected.
  Measured ± 200 mV from steady state output voltage.



#### **SRAM Write Cycle**

Para	meter		35	ns	45 ns		55 ns		
Cypress Parameter	Alt	Description	Min	Max	Min	Max	Min	Max	Unit
t <sub>WC</sub>	t <sub>AVAV</sub>	Write Cycle Time	35		45		55		ns
t <sub>PWE</sub>	t <sub>WLWH</sub> , t <sub>WLEH</sub>	Write Pulse Width	25		30		45		ns
t <sub>SCE</sub>	t <sub>ELWH</sub> , t <sub>ELEH</sub>	Chip Enable To End of Write	25		30		45		ns
t <sub>SD</sub>	t <sub>DVWH</sub> , t <sub>DVEH</sub>	Data Setup to End of Write	12		15		30		ns
t <sub>HD</sub>	t <sub>WHDX</sub> , t <sub>EHDX</sub>	Data Hold After End of Write	0		0		0		ns
t <sub>AW</sub>	t <sub>AVWH</sub> , t <sub>AVEH</sub>	Address Setup to End of Write	25		30		45		ns
t <sub>SA</sub>	t <sub>AVWL</sub> , t <sub>AVEL</sub>	Address Setup to Start of Write	0		0		0		ns
t <sub>HA</sub>	t <sub>WHAX</sub> , t <sub>EHAX</sub>	Address Hold After End of Write	0		0		0		ns
t <sub>HZWE</sub> [6,7]	$t_{WLQZ}$	Write Enable to Output Disable		13		15		35	ns
101	t <sub>WHQX</sub>	Output Active After End of Write	5		5		5		ns

# **Switching Waveforms**

Figure 8. SRAM Write Cycle 1: WE Controlled [7, 8]





Figure 9. SRAM Write Cycle 2:  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  Controlled [7, 8]





# **AutoStore INHIBIT or Power Up RECALL**

Parameter	Alt	Description	STK11	Unit	
	Ait	Description	Min	Max	Oilit
t <sub>HRECALL</sub> [9]	t <sub>RESTORE</sub>	Power up RECALL Duration		550	μS
t <sub>STORE</sub>	t <sub>HLHZ</sub>	STORE Cycle Duration		10	ms
V <sub>SWITCH</sub>		Low Voltage Trigger Level	4.0	4.5	V
V <sub>RESET</sub>		Low Voltage Reset Level		3.6	V

 $V_{CC}$ 5V  $\mathsf{V}_{\mathsf{SWITCH}}$  $V_{RESET}$ STORE INHIBIT POWER-UP RECALL  $t_{\mathsf{HRECALL}}$ DQ (DATA OUT) POWER-UP **BROWN OUT BROWN OUT BROWN OUT** RECALL STORE INHIBIT STORE INHIBIT STORE INHIBIT NO RECALL NO RECALL RECALL WHEN  $(\mathsf{V}_\mathsf{CC} \, \mathsf{DID} \, \mathsf{NOT} \, \mathsf{GO} \\ \mathsf{BELOW} \, \mathsf{V}_\mathsf{RESET} )$  $V_{CC}$  RETURNS ABOVE  $V_{SWITCH}$ 

Figure 10. AutoStore INHIBIT/Power Up RECALL

#### Notes

9.  $t_{\text{HRECALL}}$  starts from the time  $V_{\text{CC}}$  rises above  $V_{\text{SWITCH}}$ .




# **Software Controlled STORE/RECALL Cycle**

The software controlled STORE/RECALL cycle follows. [10, 11]

Parameter	Alt	Description	35 ns		45 ns		55 ns		Unit
raiailletei	Ait		Min	Max	Min	Max	Min	Max	Ollit
t <sub>RC</sub>	t <sub>AVAV</sub>	STORE/RECALL Initiation Cycle Time	35		45		55		ns
t <sub>SA</sub> <sup>[10]</sup>	t <sub>AVEL</sub>	Address Setup Time	0		0		0		ns
t <sub>CW</sub> <sup>[10]</sup>	t <sub>ELEH</sub>	Clock Pulse Width	25		30		35		ns
t <sub>HACE</sub> <sup>[10]</sup>	t <sub>ELAX</sub>	Address Hold Time	20		20		20		ns
t <sub>RECALL</sub> [10]		RECALL Duration		20		20		20	μS

# **Switching Waveform**

Figure 11. CE Controlled Software STORE/RECALL Cycle [10]



#### Notes

[+] Feedback


<sup>10.</sup> The software sequence is clocked on the falling edge of  $\overline{\text{CE}}$  without involving  $\overline{\text{OE}}$  (double clocking aborts the sequence).

11. The six consecutive addresses must be read in the order listed in Table 1 on page 4.  $\overline{\text{WE}}$  must be HIGH during all six consecutive cycles.




# **Part Numbering Nomenclature**

### STK11C68 - 5 C 45 M



#### SMD5962-92324 04 MX X





# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
35	STK11C68-5C35M	001-51695	28-Pin CDIP (300 mil)	Military
	STK11C68-5K35M	001-51695	28-Pin CDIP (300 mil)	
	STK11C68-5L35M	001-51696	28-Pin LCC (350 mil)	
45	STK11C68-5C45M	001-51695	28-Pin CDIP (300 mil)	
	STK11C68-5K45M	001-51695	28-Pin CDIP (300 mil)	
	STK11C68-5L45M	001-51696	28-Pin LCC (350 mil)	
55	STK11C68-5C55M	001-51695	28-Pin CDIP (300 mil)	
	STK11C68-5K55M	001-51695	28-Pin CDIP (300 mil)	
	STK11C68-5L55M	001-51696	28-Pin LCC (350 mil)	


This table contains Final information. Contact your local Cypress sales representative for availability of these parts.


Document Number: 001-51001 Rev. \*A Page 12 of 15




# **Package Diagrams**

Figure 12. 28-Pin (300-Mil) Side Braze DIL (001-51695)







1. ALL DIMENSIONS ARE IN MILLIMETERS AND INCHS [MIN/MAX]

2. PACKAGE WEIGHT : TBD

3. JEDEC REFERENCE : MO-058


001-51695 \*\*

[+] Feedback



# Package Diagrams (continued)

Figure 13. 28-Pad (350-Mil) LCC (001-51696)



001-51696 \*\*

<sup>1.</sup> ALL DIMENSION ARE IN INCHES AND MILLIMETERS [MIN/MAX]

<sup>2.</sup> JEDEC 95 OUTLINE# MO-041

<sup>3.</sup> PACKAGE WEIGHT : TBD



#### **Document History Page**

Document Title: STK11C68-5 (SMD5962-92324) 64 Kbit (8K x 8) SoftStore nvSRAM Document Number: 001-51001									
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change					
**	2666844	GVCH/PYRS	03/02/09	New data sheet					
*A	2685053	GVCH	04/07/2009	Added part numbers: STK11C68-5K45M and STK11C68-5K55M					

### Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products		PSoC Solutions	
PSoC	psoc.cypress.com	General	psoc.cypress.com/solutions
Clocks & Buffers	clocks.cypress.com	Low Power/Low Voltage	psoc.cypress.com/low-power
Wireless	wireless.cypress.com	Precision Analog	psoc.cypress.com/precision-analog
Memories	memory.cypress.com	LCD Drive	psoc.cypress.com/lcd-drive
Image Sensors	image.cypress.com	CAN 2.0b	psoc.cypress.com/can
		USB	psoc.cypress.com/usb

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-51001 Rev. \*A Revised April 07, 2009 Page 15 of 15

AutoStore and QuantumTrap are registered trademarks of Cypress Semiconductor Corporation. All products and company names mentioned in this document may be the trademarks of their respective holders.

<sup>©</sup> Cypress Semiconductor Corporation, 2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.