Chopper-Stabilized, Precision Hall-Effect Latches

Last Time Buy

The A3283 part is in production but has been determined to be LAST TIME BUY. This classification indicates that the product is obsolete and notice has been given. Sale of this device is currently restricted to existing customer applications. The device should not be purchased for new design applications because of obsolescence in the near future. Samples are no longer available.

Date of status change: August 16, 2010

Deadline for receipt of LAST TIME BUY orders: February 16, 2011

Recommended Substitutions:

For existing customer transition, and for new customers or new applications, refer to the A1223.

Note: The A3280 and A3281 are obsolete. For existing customer transition, and for new customers or new applications, refer to the A1220 and A1221.

NOTE: For detailed information on purchasing options, contact your local Allegro field applications engineer or sales representative.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, revisions to the anticipated product life cycle plan for a product to accommodate changes in production capabilities, alternative product availabilities, or market demand. The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.

Chopper-Stabilized, Precision Hall-Effect Latches

Features and Benefits

▪ Symmetrical switch points
▪ Resistant to physical stress
▪ Superior temperature stability
▪ Output short-circuit protection
▪ Operation from unregulated supply
▪ Reverse battery protection
▪ Solid-state reliability
▪ Small size

Packages:

Package LH

Package LT

Package UA

Not to scale

Description

The A3280, A3281, and A3283 Hall-effect latches are extremely temperature-stable and stress-resistant sensor ICs especially suited for operation over extended temperature ranges to +150°C. Superior high-temperature performance is made possible through dynamic offset cancellation, which reduces the residual offset voltage normally caused by device overmolding, temperature dependencies, and thermal stress. The three devices are identical except for magnetic switch points.

Each device includes on a single silicon chip a voltage regulator, Hall-voltage generator, small-signal amplifier, chopper stabilization, Schmitt trigger, and a short-circuit protected open-collector output to sink up to 25 mA. A south pole of sufficient strength will turn the output on. A north pole is necessary to turn the output off. An on-board regulator permits operation with supply voltages of 4.2 to 24 volts.

Three package styles provide a magnetically optimized package for most applications. Package type LH is a modified SOT23W surface-mount package, LT is a miniature SOT89/TO-243AA transistor package for surface-mount applications; while UA is a three-lead ultra-mini-SIP for through-hole mounting. Each package type is lead (Pb) free (suffix, –T), with 100% matte tin leadframe plating.

Functional Block Diagram

Selection Guide

Part Number	Packing*	Mounting	Ambient, T_A (°C)	$B_{RP(MIN)}$ (T_A = 25°C) (G)	$B_{OP(MAX)}$ (T_A = 25°C) (G)
A3283ELTTR-T	7-in. reel, 1000 pieces/reel	SOT89 Surface Mount	–40 to 85	–180	180
A3283EUA-T	Bulk, 500 pieces/bag	3-pin SIP through hole			
A3283LLHLT-T	7-in. reel, 3000 pieces/reel	SOT23W Surface Mount	–40 to 150		
A3283LLTTR-T	7-in. reel, 1000 pieces/reel	SOT89 Surface Mount			
A3283LUA-T	Bulk, 500 pieces/bag	3-pin SIP through hole			

*Contact Allegro for additional packing options.

Absolute Maximum Ratings

Characteristic	Symbol	Notes	Rating	Units
Supply Voltage	V_{CC}		26.5	V
Reverse Battery Voltage	V_{RCC}		–30	V
Magnetic Flux Density	B		Unlimited	G
Output Off Voltage	V_{OUT}		26	V
Continuous Output Current	I_{OUT}	Internal current limiting is intended to protect the device from output short circuits.	25	mA
Reverse Output Currrent	I_{ROUT}		–50	mA
Operating Ambient Temperature	T_A	Range E	–40 to 85	ºC
		Range L	–40 to 150	ºC
Maximum Junction Temperature	T_J(max)		165	ºC
Storage Temperature	T_{stg}		–65 to 170	ºC

Suffix '–LT' & '–UA' Pinning
(SOT89/TO-243AA & ultra-mini SIP)

Dwg. PH-003-2

Suffix '–LH' Pinning
(SOT23W)

Dwg. GH-046-2D

3

ELECTRICAL CHARACTERISTICS over operating temperature range.

Characteristic	Symbol	Test Conditions	Min.	Typ.	Max.	Units
Supply Voltage Range	V_{CC}	Operating, $T_J < 170°C$[1]	4.2	–	24	V
Output Leakage Current	I_{OFF}	V_{OUT} = 24 V, $B < B_{RP}$	–	–	10	μA
Output Saturation Voltage	$V_{OUT(SAT)}$	I_{OUT} = 20 mA, $B > B_{OP}$	–	185	500	mV
Output Current Limit	I_{OM}	$B > B_{OP}$	30	–	60	mA
Power-On Time	t_{po}	V_{CC} > 4.2 V	–	–	50	μs
Chopping Frequency	f_C		–	340	–	kHz
Output Rise Time	t_r	R_L = 820 Ω, C_L = 20 pF	–	0.2	2.0	μs
Output Fall Time	t_f	R_L = 820 Ω, C_L = 20 pF	–	0.1	2.0	μs
Supply Current	I_{CC}	$B < B_{RP}$, V_{CC} = 12 V	–	3.0	8.0	mA
		$B > B_{OP}$, V_{CC} = 12 V	–	4.0	8.0	mA
Reverse Battery Current	I_{CC}	V_{RCC} = -30 V	–	–	-5.0	mA
Zener Voltage	$V_Z + V_D$	I_{CC} = 15 mA, T_A = 25°C	28	32	37	V
Zener Impedance	$z_z + z_D$	I_{CC} = 15 mA, T_A = 25°C	–	50	–	Ω

NOTES: 1. Maximum voltage must be adjusted for power dissipation and junction temperature.

        2. B_{OP} = operate point (output turns on); B_{RP} = release point (output turns off).

        3. Typical Data is at T_A = +25°C and V_{CC} = 12 V and is for design information only.

## MAGNETIC CHARACTERISTICS over operating voltage range.

| Characteristic	Test Conditions	Part Numbers[1]									Units
		A3280			A3281			A3283			
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
Operate Point, B_{OP}	at T_A = +25°C and T_A = max.	5.0	22	40	15	50	90	100	150	180	G
	at T_A = -40°C	5.0	–	40	15	–	90	100	–	200	G
Release Point, B_{RP}	at T_A = +25°C and T_A = max.	-40	-23	-5.0	-90	-50	-15	-180	-150	-100	G
	at T_A = -40°C	-40	–	-5.0	-90	–	-15	-200	–	-100	G
Hysteresis, B_{hys}	at T_A = +25°C and T_A = max.	10	45	80	30	100	180	–	300	360	G
(B_{OP} - B_{RP})	at T_A = -40°C	–	–	80	–	–	180	–	–	360	G

NOTES: 1. Complete part number includes a suffix to identify operating temperature range (E or L) and package type (LH, LT, or UA).

        2. As used here, negative flux densities are defined as less than zero (algebraic convention) and -50 G is less than +10 G.

        3. Typical Data is at TA = +25°C and VCC = 12 V and is for design information only.

        4. 1 gauss (G) is exactly equal to 0.1 millitesla (mT).

TYPICAL OPERATING CHARACTERISTICS
### as a function of temperature

A3280 SWITCH POINTS

Dwg. GH-026-3

A3281 SWITCH POINTS

Dwg. GH-026-4

A3283 SWITCH POINTS

Dwg. GH-026-6

Allegro MicroSystems, Inc.
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com

5

TYPICAL OPERATING CHARACTERISTICS
as a function of temperature (cont'd)

OUTPUT SATURATION VOLTAGE

$I_{OUT} = 20$ mA
$V_{CC} = 12$ V

Dwg. GH-029-4

SUPPLY CURRENT

$V_{CC} = 12$ V

OUTPUT ON, $B > B_{OP}$

OUTPUT OFF, $B < B_{RP}$

Dwg. GH-028-5

TYPICAL OPERATING CHARACTERISTICS
as a function of supply voltage

A3280   SWITCH POINTS

OPERATE POINT

$T_A = 150°C$
$T_A = -40°C$

RELEASE POINT

Dwg. GH-021-3

A3281   SWITCH POINTS


OPERATE POINT

$T_A = 150°C$
$T_A = -40°C$

RELEASE POINT

Dwg. GH-021-1

6

TYPICAL OPERATING CHARACTERISTICS
as a function of supply voltage (cont'd)

OUTPUT SATURATION VOLTAGE

Dwg. GH-055-1

SUPPLY CURRENT

Dwg. GH-058-4

7

FUNCTIONAL DESCRIPTION

Chopper-Stabilized Technique. The Hall element can be considered as a resistor array similar to a Wheatstone bridge. A large portion of the offset is a result of the mismatching of these resistors. These devices use a proprietary dynamic offset cancellation technique, with an internal high-frequency clock to reduce the residual offset voltage of the Hall element that is normally caused by device overmolding, temperature dependencies, and thermal stress. The chopper-stabilizing technique cancels the mismatching of the resistor circuit by changing the direction of the current flowing through the Hall plate using CMOS switches and Hall voltage measurement taps, while maintaing the Hall-voltage signal that is induced by the external magnetic flux. The signal is then captured by a sample-and-hold circuit and further processed using low-offset bipolar circuitry. This technique produces devices that have an extremely stable quiescent Hall output voltage, are immune to thermal stress, and have precise recoverability after temperature cycling. This technique will also slightly degrade the device output repeatability. A relatively high sampling frequency is used in order that faster signals can be processed.

More detailed descriptions of the circuit operation can be found in: Technical Paper STP 97-10, *Monolithic Magnetic Hall Sensing Using Dynamic Quadrature Offset Cancellation* and Technical Paper STP 99-1, *Chopper-Stabilized Amplifiers With A Track-and-Hold Signal Demodulator*.

Operation. The output of these devices switches low (turns on) when a magnetic field perpendicular to the Hall element exceeds the operate point threshold (B_{OP}). After turn-on, the output is capable of sinking 25 mA and the output voltage is $V_{OUT(SAT)}$. Note that the device latches; that is, a south pole of sufficient strength towards the branded surface of the device will turn the device on; removal of the south pole will leave the device on. When the magnetic field is reduced below the release point (B_{RP}), the device output goes high (turns off). The difference in the magnetic operate and release points is the hysteresis (B_{hys}) of the device. This built-in hysteresis allows clean switching of the output even in the presence of external mechanical vibration and electrical noise.

Powering up in the absence of a magnetic field (less than B_{OP} and higher than B_{RP}) will allow an indeterminate output state. The correct state is warranted after the first excursion beyond B_{OP} or B_{RP}.

It is strongly recommended that an external bypass capacitor

Dwg. EH-012

Dwg. AH-011-2

Dwg. GH-034-5

APPLICATIONS INFORMATION

be connected (in close proximity to the Hall element) between the supply and ground of the device to reduce both external noise and noise generated by the chopper-stabilization technique.

The simplest form of magnet that will operate these devices is a ring magnet. Other methods of operation, such as linear magnets, are possible.

Extensive applications information for Hall-effect devices is available in:
• *Hall-Effect IC Applications Guide*, Application Note 27701;
• *Guidelines for Designing Subassemblies Using Hall-Effect De-*

vices, Application Note 27703.1

More detailed descriptions of the chopper-stabilized circuit operation can be found in:
• *Monolithic Magnetic Hall Sensing Using Dynamic Quadrature Offset Cancelation*, Technical Paper STP 97-10; and
• *Chopper-Stabilized Amplifiers With A Track-and-Hold Signal Demodulator*, Technical Paper STP 99-1.

All are provided at

www.allegromicro.com

Dwg. EH-013

Allegro MicroSystems, Inc.
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com

9

Package LH, 3-Pin (SOT-23W)

2.98 $^{+0.12}_{-0.08}$

1.49 △D

3

0.96 △D

2.90 $^{+0.10}_{-0.20}$

△D

1

2

0.55 REF

△A

4°±4°

0.180 $^{+0.020}_{-0.053}$

1.91 $^{+0.19}_{-0.06}$

0.25 MIN

0.25 BSC

Seating Plane
Gauge Plane

0.70

1.00

2.40

0.95

△B PCB Layout Reference View

8X 10° REF

Branded Face

1.00 ±0.13

0.05 $^{+0.10}_{-0.05}$

0.95 BSC

0.40 ±0.10

NNT

1

△C Standard Branding Reference View

N = Last two digits of device part number
T = Temperature code

For Reference Only; not for tooling use (reference dwg. 802840)
Dimensions in millimeters
Dimensions exclusive of mold flash, gate burrs, and dambar protrusions
Exact case and lead configuration at supplier discretion within limits shown

△A Active Area Depth, 0.28 mm REF

△B Reference land pattern layout
All pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary
to meet application process requirements and PCB layout tolerances

△C Branding scale and appearance at supplier discretion

△D Hall element, not to scale

Allegro MicroSystems, Inc.
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com

10

Package LT, 3-Pin SOT89

4.50±0.10

1.73 +0.10 −0.11

2.24

1.14

4.10 +0.15 −0.16

2.45 +0.15 −0.16

1

2

3

1.50±0.10

0.42±0.06

0.50±0.06

2X 1.50 BSC

A

2.20 +0.09 −0.07

Parting Line

1.00 +0.20 −0.11

0.40 +0.04 −0.05

2.50

2.00

0.80

2.60

4.60

1.00

0.70

1.50

B PCB Layout Reference View

Basic pads for low-stress, not self-aligning
Additional pad for low-stress, self-aligning
Additional area for IPC reference layout

A NNT

1

C Standard Branding Reference View

A = Supplier emblem
N = Last two digits of device part number
T = Temperature code

For Reference Only; not for tooling use (reference JEDEC. TO-243AA)
Dimensions in millimeters
Dimensions exclusive of mold flash, gate burrs, and dambar protrusions
Exact case and lead configuration at supplier discretion within limits shown

A Active Area Depth, 0.78 mm REF

B Reference land pattern layout (reference IPC7351 SOT89N);
All pads a minimum of 0.20 mm from all adjacent pads;
adjust as necessary to meet application process
requirements and PCB layout tolerances

C Branding scale and appearance at supplier discretion

D Hall element, not to scale

11

Package UA, 3-Pin SIP

4.09 $^{+0.08}_{-0.05}$

45°

B

E
2.06

1.45 E

3.02 $^{+0.08}_{-0.05}$

E

2.16 MAX

0.51 REF

1   2   3

15.75 ±0.51

0.43 $^{+0.05}_{-0.07}$

1.27 NOM

A

1.52 ±0.05

C

Mold Ejector Pin Indent

Branded Face

45°

0.79 REF

0.41 $^{+0.03}_{-0.06}$

𝒜
NNT

1

D Standard Branding Reference View

𝒜 = Supplier emblem
N = Last two digits of device part number
T = Temperature code

For Reference Only; not for tooling use (reference DWG-9049)
Dimensions in millimeters
Dimensions exclusive of mold flash, gate burrs, and dambar protrusions
Exact case and lead configuration at supplier discretion within limits shown

A   Dambar removal protrusion (6X)

B   Gate burr area

C   Active Area Depth, 0.50 mm REF

D   Branding scale and appearance at supplier discretion

E   Hall element, not to scale

For the latest version of this document, visit our website:
www.allegromicro.com