# Field-Programmable, Chopper-Stabilized Unipolar Hall-Effect Switches 

## Features and Benefits

- Chopper stabilization for stable switchpoints throughout operating temperature range
- Externally programmable operate point (through VCC pin)
- On-board voltage regulator for 4.2 V to 24 V operation
- On-chip protection against:
- Supply transients
- Output short-circuits
- Reverse-battery condition

Package: 3-pin SOT89 (suffix LT) and 3-pin SIP (suffix UA)


Not to scale

## Description

The A3250 and A3251 are field-programmable, chopperstabilized, unipolar Hall-effect switches designed for use in high-temperature applications. These devices use a chop-per-stabilization technique to eliminate offset inherent in single-element devices.

The A3250 and A3251 are externally programmable devices. The devices have a wide range of programmability of the magnetic operate point $\left(\mathrm{B}_{\mathrm{OP}}\right)$ while the hysteresis remains fixed. This advanced feature allows for optimization of the device switchpoint and can drastically reduce the effects of variations found in a production environment, such as magnet and device placement tolerances.

These devices provide on-chip transient protection. A Zener clamp on the power supply protects against overvoltage conditions on the supply line. These devices also include short-circuit protection on the output.

The output of the A3250 switches LOW when subjected to a south-polarity magnetic field with a flux density that exceeds the threshold for $\mathrm{B}_{\mathrm{OP}}$, and switches HIGH when the field drops below the magnetic release point, $\mathrm{B}_{\mathrm{RP}}$. The output of the A3251 has the opposite polarity, switching HIGH in a south-polarity magnetic field that $\mathrm{B}_{\mathrm{OP}}$, and switching LOW when the field drops below $B_{R P}$.

Continued on the next page...

Functional Block Diagram


## A3250 and A3251

## Field-Programmable, Chopper-Stabilized, Unipolar Hall-Effect Switches

## Description (continued)

The other differences in the devices are the power-on state. The A3250 powers-on in the HIGH state, while the A3251 powers-on in the LOW state.

Three package styles provide a magnetically optimized package
for most applications. Type LT is a miniature SOT89/TO-243AA surface mount package that is thermally enhanced with an exposed ground tab, and type UA is a three-lead ultramini SIP for through-hole mounting. The packages are lead $(\mathrm{Pb})$ free, with $100 \%$ matte tin plated leadframes (suffix, -T ).

## Selection Guide

| Part Number | Packing ${ }^{1}$ | Package | $\begin{gathered} \mathrm{T}_{\mathrm{A}} \\ \left({ }^{\circ} \mathrm{C}\right) \end{gathered}$ | $\mathrm{V}_{\text {OUT }}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Power-On | Running ${ }^{2}$ |
| A3250LLTTR-T | 7-in. reel, 1000 pieces/reel | Surface mount | -40 to 150 | High | Low |
| A3250LUA-T3 | Bulk, 500 pieces/bag | SIP through hole |  |  |  |
| A3251EUA-T3 | Bulk, 500 pieces/bag | SIP through hole | -40 to 85 | Low | High |
| A3251LLTTR-T3 | 7-in. reel, 1000 pieces/reel | Surface mount | -40 to 150 |  |  |
| A3251LUA-T4 | Bulk, 500 pieces/bag | SIP through hole |  |  |  |

${ }^{1}$ Contact Allegro for additional packing options.
${ }^{2}$ In south polarity magnetic field of sufficient strength.
${ }^{3}$ Variant is in production but has been determined to be LAST TIME BUY. This classification indicates that the variant is obsolete and notice has been given. Sale of the variant is currently restricted to existing customer applications. The variant should not be purchased for new design applications because of obsolescence in the near future. Samples are no longer available. Status date change May 4, 2009. Deadline for receipt of LAST TIME BUY orders is November 4, 2009.
${ }^{4}$ Variant is in production but has been determined to be NOT FOR NEW DESIGN. This classification indicates that sale of the variant is currently restricted to existing customer applications. The variant should not be purchased for new design applications because obsolescence in the near future is probable. Samples are no longer available. Status change: May 4, 2009.

## Absolute Maximum Ratings

| Characteristic | Symbol |  | Notes | Rating |
| :--- | :---: | :--- | :---: | :---: |
| Units |  |  |  |  |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ |  | -18 | V |
| Reverse Supply Voltage | $\mathrm{V}_{\mathrm{RCC}}$ |  | 30 | V |
| Zener Overvoltage | $\mathrm{V}_{\mathrm{Z}}$ |  | 20 | V |
| Output Current | $\mathrm{I}_{\mathrm{OUT}}$ |  | mA |  |
| Magnetic Flux Density | B |  | Unlimited | G |
| Operating Ambient Temperature | $\mathrm{T}_{\mathrm{A}}$ | Range E | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |
|  |  | Range L | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature | $\mathrm{T}_{\mathrm{J}}(\max )$ |  | 165 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {stg }}$ |  | -65 to 170 | ${ }^{\circ} \mathrm{C}$ |



Terminal List

| Number | Name | Function |
| :---: | :---: | :--- |
| 1 | VCC | Connects power supply to chip |
| 2 | GND | Ground |
| 3 | VOUT | Device output |

## A3250 and <br> A3251

## Field-Programmable, Chopper-Stabilized, Unipolar Hall-Effect Switches

OPERATING CHARACTERISTICS valid over operating $T_{A}$ and $V_{C C}$, unless otherwise specified

| Characteristic | Symbol | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ELECTRICAL CHARACTERISTICS |  |  |  |  |  |  |
| Supply Voltage ${ }^{1}$ | $\mathrm{V}_{\mathrm{CC}}$ | Running mode | 4.2 | - | 24 | V |
| Output Saturation Voltage | $\mathrm{V}_{\text {OUT(sat) }}$ | $\mathrm{I}_{\text {OUT }}=20 \mathrm{~mA}$; Switch state $=$ ON | - | 175 | 400 | mV |
| Output Leakage Current | IOFF | $\mathrm{V}_{\text {OUT }}=24 \mathrm{~V}$; Switch state $=$ OFF | - | - | 10 | $\mu \mathrm{A}$ |
| Supply Current | $\mathrm{I}_{\mathrm{CC} \text { (off) }}$ | A3250; $\ll \mathrm{B}_{\text {RP }} ; \mathrm{V}_{\text {OUT }}=\mathrm{HIGH}$ | - | 4.0 | 7.0 | mA |
|  |  | A3251; $>\mathrm{B}_{\text {OP }} ; \mathrm{V}_{\text {OUT }}=\mathrm{HIGH}$ | - | 4.0 | 7.0 | mA |
|  | $\mathrm{I}_{\mathrm{CC}(\text { (on) }}$ | A3250; $>\mathrm{B}_{\text {OP }} ; \mathrm{V}_{\text {OUT }}=\mathrm{LOW}$ | - | 6.0 | 10.0 | mA |
|  |  | A3251; $\mathrm{<}$ - $\mathrm{B}_{\mathrm{RP}} ; \mathrm{V}_{\text {OUT }}=\mathrm{LOW}$ | - | 6.0 | 10.0 | mA |
| Output Rise Time | $\mathrm{t}_{\mathrm{r}}$ | $\mathrm{R}_{\text {LOAD }}=820 \Omega, \mathrm{C}_{\text {LOAD }}=10 \mathrm{pF}$ | - | - | 5.0 | $\mu \mathrm{s}$ |
| Output Fall Time | $\mathrm{t}_{\mathrm{f}}$ | $\mathrm{R}_{\text {LOAD }}=820 \Omega, \mathrm{C}_{\text {LOAD }}=10 \mathrm{pF}$ | - | - | 5.0 | $\mu \mathrm{s}$ |
| Chopping Frequency | $\mathrm{f}_{\mathrm{C}}$ |  | - | 340 | - | kHz |
| Power-Up Time | $\mathrm{t}_{\text {on }}$ | $\mathrm{V}_{\text {OUT }}=\mathrm{HIGH}$ | - | 20 | 50 | $\mu \mathrm{s}$ |
| Output Current Limit ${ }^{1,2}$ | $\mathrm{I}_{\text {OUT(lim) }}$ | Short-circuit protection | 60 | 90 | 120 | mA |
| Power-On State | POS | A3250; ${ }^{\text {< }}$ - $\mathrm{B}_{\mathrm{RP}}, \mathrm{t}>\mathrm{t}_{\text {on }}$ | - | HIGH | - | mV |
|  |  | A3251; $\mathrm{B}^{\text {c }} \mathrm{B}_{\mathrm{RP},}, \mathrm{l} \mathrm{t}_{\text {on }}$ | - | LOW | - | mV |

## MAGNETIC CHARACTERISTICS

| Initial Operate Point | $\mathrm{B}_{\mathrm{OP}}$ |  | -20 | 13 | 50 | G |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Temperature Drift of $\mathrm{B}_{\mathrm{OP}}$ | $\Delta \mathrm{B}_{\mathrm{OP}}$ | $\mathrm{B}_{\mathrm{OP}} \leq 500$ gauss | -35 | - | 35 | G |
| Hysteresis ( $\mathrm{B}_{\mathrm{OP}}-\mathrm{B}_{\mathrm{RP}}$ ) | $\mathrm{B}_{\text {hys }}$ | Package $\mathrm{T}_{\mathrm{A}}$ range $=\mathrm{J}$ | 5.0 | 18 | 35 | G |
|  |  | Package $\mathrm{T}_{\mathrm{A}}$ range $=\mathrm{L}$ | 5.0 | 13 | 35 | G |

## PROGRAMMING CHARACTERISTICS

| ${\text { Programmable } \mathrm{B}_{\mathrm{OP}} \text { Values }^{3}}^{*} \mathrm{~B}_{\mathrm{OP}(\text { prog })}$ |  | 50 | - | $\geq 350$ | G |  |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Number of Programming Bits |  | - | Switchpoint set | - | 6 | - |
|  |  | Programming lock | - | 1 | - | Bit |
| Resolution |  |  | - | 7.0 | - | G |

TRANSIENT PROTECTION CHARACTERISTICS

| Supply Zener Voltage | $\mathrm{V}_{\mathrm{Z}}$ |  | 28 | - | - | V |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Supply Zener Current | $\mathrm{I}_{\mathrm{Z}}$ | $\mathrm{V}_{\mathrm{CC}}=28 \mathrm{~V}$ | - | - | 13 | mA |
| Reverse Battery Current | $\mathrm{I}_{\mathrm{RCC}}$ | $\mathrm{V}_{\mathrm{RCC}}=-18 \mathrm{~V}, \mathrm{~T}_{J}<\mathrm{T}_{\mathrm{J}(\max )}$ | - | - | -5.0 | mA |

[^0]
## Field-Programmable, Chopper-Stabilized, Unipolar Hall-Effect Switches

## Typical Characterization Data

All data are taken with A3250 devices, the average of 3 lots, 30 pieces per lot


Average Bop vs. $\mathrm{T}_{\mathrm{A}}$
Program Code: 8, $\mathrm{V}_{\mathrm{cc}}=12 \mathrm{~V}$


Average Bop vs. $\mathrm{T}_{\mathrm{A}}$
Program Code: 16, $\mathrm{V}_{\mathrm{cc}}=12 \mathrm{~V}$


Average $\mathrm{B}_{\mathrm{RP}}$ vs. $\mathrm{T}_{\mathrm{A}}$
Program Code: 1, $\mathrm{V}_{\mathrm{cc}}=12 \mathrm{~V}$




## Field-Programmable, Chopper-Stabilized, Unipolar Hall-Effect Switches

## Typical Characterization Data

All data are taken with A3250 devices, the average of 3 lots, 30 pieces per lot





## Field-Programmable, Chopper-Stabilized, Unipolar Hall-Effect Switches

## Typical Characterization Data

All data are taken with A3250 devices, the average of 3 lots, 30 pieces per lot




## A3250 and <br> A3251

## Field-Programmable, Chopper-Stabilized, Unipolar Hall-Effect Switches

THERMAL CHARACTERISTICS may require derating at maximum conditions, see application information

| Characteristic | Symbol | Test Conditions | Value | Units |
| :---: | :---: | :--- | :---: | :---: |
| Package Thermal Resistance |  | Package UA, 1-layer PCB with copper limited to solder pads | 165 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | Package LT, 1-layer PCB with copper limited to solder pads | 180 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | Package LT, 2-layer PCB with $0.94 \mathrm{in}^{2}$ copper each side | 78 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |



## Hysteresis Curves

A3250
Hysteresis of $\Delta \mathrm{V}_{\text {OUT }}$
Switching Due to $\Delta \mathrm{B}$


A3251
Hysteresis of $\Delta \mathrm{V}_{\text {OUT }}$
Switching Due to $\Delta \mathrm{B}$


Output voltage in relation to impinging magnetic flux density in a south polarity magnetic field of sufficient strength. Transition through $B_{O P}$ must precede transition through $B_{R P}$.

## A3250 and A3251

## Field-Programmable, Chopper-Stabilized, Unipolar Hall-Effect Switches

## Functional Description

## Chopper-Stabilized Technique

The Hall circuit is based on a Hall element, a small sheet of semiconductor material in which a constant bias current flows when a constant voltage source is applied. The output takes the form of a voltage measured across the width of the Hall element, and has negligible value in the absence of a magnetic field. When a magnetic field is applied with flux lines at right angles to the current in the Hall element, a small signal voltage directly proportional to the strength of the magnetic field occurs at the output of the Hall element.
This small signal voltage is disproportionally small relative to the offset produced at the input of the device. This makes it very difficult to process the signal and maintain an accurate, reliable output over the specified temperature and voltage range. Therefore, it is important to reduce any distortion of the signal that could be amplified when the signal is processed.

Chopper stabilization is a unique approach used to minimize input offset on the Hall IC. This technique removes a key source of output drift due to temperature and mechanical stress, and produces a 3 X reduction in offset in comparison to other, conventional methods.
This offset reduction chopping technique is based on a signal modulation-demodulation process. The undesired offset
signal is separated from the magnetically-induced signal in the frequency domain. The offset (and any low-frequency noise) component of the signal can be seen as signal distortion added after the signal modulation process has taken place. Therefore, the DC offset is not modulated and remains a low-frequency component. Consequently, the signal demodulation process acts as a modulation process for the offset, causing the magneticallyinduced signal to recover its original spectrum at baseband while the DC offset becomes a high-frequency signal. Then, the signal passes using a low-pass filter, while the modulated DC offset is suppressed.

The advantage of this approach is significant offset reduction, which desensitizes the Hall IC against the effects of temperature and mechanical stress. The disadvantage is that this technique features a demodulator that uses a sample-and-hold block to store and recover the signal. This sampling process can slightly degrade the SNR (signal-to-noise ratio) by producing replicas of the noise spectrum at the baseband. This degradation is a function of the ratio between the white noise spectrum and the sampling frequency. The effect of the degradation of the SNR is higher jitter, also known as signal repeatability. However, the jitter in a continuous-time device can be 5X that of the A3250/A3251.


Chopper stabilization circuit (dynamic quadrature offset cancellation)

# A3250 and A3251 

## Field-Programmable, Chopper-Stabilized, Unipolar Hall-Effect Switches

## Programming Protocol

The operate switchpoint, $\mathrm{B}_{\mathrm{OP}}$, can be field-programmed. To do so, a coded series of voltage pulses through the VCC pin is used to set bitfields in onboard registers. The effect on the device output can be monitored, and the registers can be cleared and set repeatedly until the required $\mathrm{B}_{\mathrm{OP}}$ is achieved. To make the setting permanent, bitfield-level solid state fuses are blown, and finally, a device-level fuse is blown, blocking any further coding. It is not necessary to program the release switchpoint, $\mathrm{B}_{\mathrm{RP}}$, because the difference between $\mathrm{B}_{\mathrm{OP}}$ and $\mathrm{B}_{\mathrm{RP}}$, referred to as the hysteresis, $\mathrm{B}_{\mathrm{HYS}}$, is fixed.
The range of values between $\mathrm{B}_{\mathrm{OP}(\min )}$ and $\mathrm{B}_{\mathrm{OP}(\max )}$ is scaled to 64 increments. The actual change in magnetic flux (G) represented by each increment is indicated by $\mathrm{B}_{\mathrm{RES}}$ (see the Operating Characteristics table; however, testing is the only method for verifying the resulting $\mathrm{B}_{\mathrm{OP}}$ ). For programming, the 64 increments are individually identified using 6 data bits, which are physically represented by 6 bitfields in the onboard registers. By setting these bitfields, the corresponding calibration value is programmed into the device.
Three voltage levels are used in programming the device: a low voltage, $\mathrm{V}_{\mathrm{PL}}$, a minimum required to sustain register settings; a mid-level voltage, $\mathrm{V}_{\mathrm{PM}}$, used to increment the address counter in the device; and a high voltage, $\mathrm{V}_{\mathrm{PH}}$, used to separate sets of $\mathrm{V}_{\mathrm{PM}}$ pulses (when short in duration) and to blow fuses (when long in duration). A fourth voltage level, essentially 0 V , is used to clear the registers between pulse sequences. The pulse values are shown in the Programming Protocol Characteristics table and in figure 1 .


Figure 1. Pulse amplitudes and durations


#### Abstract

Additional information on device programming and programming products is available on www. allegromicro.com. Programming hardware is available for purchase, and programming software is available free of charge.


Code Programming. Each bitfield must be individually set. To do so, a pulse sequence must be transmitted for each bitfield that is being set to 1 . If more than one bitfield is being set to 1 , all pulse sequences must be sent, one after the other, without allowing $\mathrm{V}_{\mathrm{CC}}$ to fall to zero (which clears the registers).

The same pulse sequence is used to provisionally set bitfields as is used to permanently set bitfield-level fuses. The only difference is that when provisionally setting bitfields, no fuse-blowing pulse is sent at the end of the pulse sequence.

PROGRAMMING PROTOCOL CHARACTERISTICS, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted

| Characteristic | Symbol | Test Conditions | Min. | Typ. | Max. | Units |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| ${\text { Programming Voltage }{ }^{1}}^{*}$ | $\mathrm{~V}_{\mathrm{PL}}$ | Minimum voltage range during programming | 4.5 | 5.0 | 5.5 | V |
|  | $\mathrm{~V}_{\mathrm{PM}}$ |  | 10 | 11 | 12 | V |
|  | $\mathrm{~V}_{\mathrm{PH}}$ |  | 23 | 25 | 26 | V |
| Programming Current ${ }^{2}$ | $\mathrm{I}_{\mathrm{PP}}$ | Maximum supply current during programming | - | 500 | - | mA |
|  | $\mathrm{t}_{\mathrm{d}(0)}$ | OFF time between programming bits | 20 | - | - | $\mu \mathrm{s}$ |
|  | $\mathrm{t}_{\mathrm{d}(1)}$ | Pulse duration $(O N$ time) for enable, address, fuse <br> blowing or lock bits | 20 | - | - | $\mu \mathrm{s}$ |
|  | $\mathrm{t}_{\mathrm{d}(\mathrm{P})}$ | Pulse duration $(\mathrm{ON}$ time) for fuse blowing | 100 | 300 | - | $\mu \mathrm{s}$ |
| Pulse Rise Time | $\mathrm{t}_{\mathrm{r}}$ | $\mathrm{V}_{\mathrm{PL}}$ to $\mathrm{V}_{\mathrm{PM}} ; \mathrm{V}_{\mathrm{PL}}$ to $\mathrm{V}_{\mathrm{PH}}$ | 11 | - | - | $\mu \mathrm{s}$ |
| Pulse Fall Time | $\mathrm{t}_{\mathrm{f}}$ | $\mathrm{V}_{\mathrm{PM}}$ to $\mathrm{V}_{\mathrm{PL}} ; \mathrm{V}_{\mathrm{PH}}$ to $\mathrm{V}_{\mathrm{PL}}$ | 5 | - | - | $\mu \mathrm{s}$ |

[^1]
## A3250 and A3251

## Field-Programmable, Chopper-Stabilized, Unipolar Hall-Effect Switches

The pulse sequences consist of the following groups of pulses:

1. An enable sequence.
2. A bitfield address sequence.
3. When permanently setting the bitfield, a long $\mathrm{V}_{\mathrm{PH}}$ fuse-blowing pulse. (Note: Blown bit fuses cannot be reset.)
4. When permanently setting the bitfield, the level of $\mathrm{V}_{\mathrm{CC}}$ must be allowed to drop to zero between each pulse sequence, in order to clear all registers. However, when provisionally setting bitfields, $\mathrm{V}_{\mathrm{CC}}$ must be maintained at $\mathrm{V}_{\mathrm{PL}}$ between pulse sequences, in order to maintain the prior bitfield settings while preparing to set additional bitfields.

Bitfields that are not set are evaluated as zeros. The bitfield-level fuses for 0 value bitfields are never blown. This prevents inad-
vertently setting the bitfield to 1 . Instead, blowing the devicelevel fuse protects the 0 bitfields from being accidentally set in the future.

When provisionally trying the calibration value, one pulse sequence is used, using decimal values. The sequence for setting the value $5_{10}$ is shown in figure 2 .

When permanently setting values, the bitfields must be set individually, and $5_{10}$ must be programmed as binary 101 . Bit 3 is set to $1\left(000100_{2}\right.$, which is $\left.4_{10}\right)$, then bit 1 is set to $1\left(000001_{2}\right.$, which is $1_{10}$ ). Bit 2 is ignored, and so remains 0 .Two pulse sequences for permanently setting the calibration value 5 are shown in figure 3. The final $\mathrm{V}_{\mathrm{PH}}$ pulse is maintained for a longer period, enough to blow the corresponding bitfield-level fuse.


Figure 2. Pulse sequence to provisionally try calibration value 5 .


Figure 3. Pulse sequence to permanently encode calibration value 5 (101 binary, or bitfield address 3 and bitfield address 1).

## A3250 and A3251

## Field-Programmable, Chopper-Stabilized, Unipolar Hall-Effect Switches

Enabling Addressing Mode. The first segment of code is a keying sequence used to enable the bitfield addressing mode. As shown in figure 4, this segment consists of one short $\mathrm{V}_{\mathrm{PH}}$ pulse, seven or more $\mathrm{V}_{\mathrm{PM}}$ pulses, and one short $\mathrm{V}_{\mathrm{PH}}$ pulse, with no supply interruptions. This sequence is designed to prevent the device from being programmed accidentally, such as by noise on the supply line.


Figure 4. Addressing mode enable pulse sequence


Figure 5. Pulse sequence to select addresses


Figure 6. Pulse sequence to encode lock bit

Lock Bit Programming. After the desired $\mathrm{B}_{\mathrm{OP}}$ calibration value is programmed, and all of the corresponding bitfield-level fuses are blown, the device-level fuse should be blown. To do so, the lock bit (bitfield address 65) should be encoded as 1 and have its fuse blown. This is done in the same manner as permanently setting the other bitfields, as shown in figure 6.

## Field-Programmable, Chopper-Stabilized, Unipolar Hall-Effect Switches

## Application Information

For additional general application information, visit the Allegro MicroSystems Web site at www. allegromicro.com.

## Typical Application Circuit

It is strongly recommended that an external ceramic bypass capacitor, $\mathrm{C}_{\mathrm{BYP}}$, in the range of $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ be connected between the VCC pin and the supply and GND pin to reduce both external noise and noise generated by the chopper-stabilization technique. (The diagram at the right shows $\mathrm{C}_{\mathrm{BYP}}$ at $0.1 \mu \mathrm{~F}$.) $\mathrm{C}_{\mathrm{BYP}}$ should be installed so that the traces that connect it to the A3250/A3251 are no greater than 5 mm in length. (For programming the device, the capacitor may be further away from the device, including mounting on the board used for programming the device.)

The series resistor $R_{S}$, in combination with $C_{B Y P}$ creates a filter for EMI pulses. (Additional information on EMC is provided on the Allegro MicroSystems Web site.) $\mathrm{R}_{\mathrm{S}}$ will have a drop of approximately 800 mV . This must be taken into consideration when determining the minimum VCC requirement for the A3250/A3251. The pull-up resistor, $R_{L}$, should be chosen to limit the current through the output transistor; do not exceed the maximum continuous output current of the device.


Typical application circuit

## A3250 and A3251

## Field-Programmable, Chopper-Stabilized, Unipolar Hall-Effect Switches

## Power Derating

The device must be operated below the maximum junction temperature of the device, $\mathrm{T}_{\mathrm{J}(\max )}$. Under certain combinations of peak conditions, reliable operation may require derating supplied power or improving the heat dissipation properties of the application. This section presents a procedure for correlating factors affecting operating $\mathrm{T}_{\mathrm{J}}$. (Thermal data is also available on the Allegro MicroSystems Web site.)

The Package Thermal Resistance, $\mathrm{R}_{\theta \mathrm{JA}}$, is a figure of merit summarizing the ability of the application and the device to dissipate heat from the junction (die), through all paths to the ambient air. Its primary component is the Effective Thermal Conductivity, K , of the printed circuit board, including adjacent devices and traces. Radiation from the die through the device case, $\mathrm{R}_{\theta \mathrm{JC}}$, is relatively small component of $\mathrm{R}_{\theta \mathrm{JJA}}$. Ambient air temperature, $\mathrm{T}_{\mathrm{A}}$, and air motion are significant external factors, damped by overmolding.
The effect of varying power levels (Power Dissipation, $\mathrm{P}_{\mathrm{D}}$ ), can be estimated. The following formulas represent the fundamental relationships used to estimate $\mathrm{T}_{\mathrm{J}}$, at $\mathrm{P}_{\mathrm{D}}$.

$$
\begin{equation*}
\mathrm{P}_{\mathrm{D}}=\mathrm{V}_{\mathrm{IN}} \times \mathrm{I}_{\mathrm{IN}} \tag{1}
\end{equation*}
$$

$$
\Delta \mathrm{T}=\mathrm{P}_{\mathrm{D}} \times \mathrm{R}_{\theta \mathrm{JJ}}
$$

$$
\begin{equation*}
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\Delta \mathrm{T} \tag{3}
\end{equation*}
$$

For example, given common conditions such as: $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}, \mathrm{I}_{\mathrm{CC}}=4 \mathrm{~mA}$, and $\mathrm{R}_{\theta \mathrm{JA}}=165^{\circ} \mathrm{C} / \mathrm{W}$, then:

$$
\begin{aligned}
& \mathrm{P}_{\mathrm{D}}=\mathrm{V}_{\mathrm{CC}} \times \mathrm{I}_{\mathrm{CC}}=12 \mathrm{~V} \times 4 \mathrm{~mA}=48 \mathrm{~mW} \\
& \Delta \mathrm{~T}=\mathrm{P}_{\mathrm{D}} \times \mathrm{R}_{\theta J \mathrm{~J}}=48 \mathrm{~mW} \times 165^{\circ} \mathrm{C} / \mathrm{W}=8^{\circ} \mathrm{C} \\
& \mathrm{~T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\Delta \mathrm{T}=25^{\circ} \mathrm{C}+8^{\circ} \mathrm{C}=33^{\circ} \mathrm{C}
\end{aligned}
$$

A worst-case estimate, $\mathrm{P}_{\mathrm{D}(\max )}$, represents the maximum allowable power level $\left(\mathrm{V}_{\mathrm{CC}(\max )}, \mathrm{I}_{\mathrm{CC}(\max )}\right)$, without exceeding $\mathrm{T}_{\mathrm{J}(\max )}$, at a selected $R_{\theta J A}$ and $T_{A}$.

Example: Reliability for $\mathrm{V}_{\mathrm{CC}}$ at $\mathrm{T}_{\mathrm{A}}=150^{\circ} \mathrm{C}$, package UA, using minimum-K PCB.
Observe the worst-case ratings for the device, specifically: $\mathrm{R}_{\theta \mathrm{JA}}=165^{\circ} \mathrm{C} / \mathrm{W}, \mathrm{T}_{\mathrm{J}(\max )}=165^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}(\max )}=24 \mathrm{~V}$, and $\mathrm{I}_{\mathrm{CC}(\max )}=10 \mathrm{~mA}$.
Calculate the maximum allowable power level, $\mathrm{P}_{\mathrm{D}(\max )}$. First, invert equation 3 :

$$
\Delta \mathrm{T}_{\max }=\mathrm{T}_{\mathrm{J}(\max )}-\mathrm{T}_{\mathrm{A}}=165^{\circ} \mathrm{C}-150^{\circ} \mathrm{C}=15^{\circ} \mathrm{C}
$$

This provides the allowable increase to $\mathrm{T}_{\mathrm{J}}$ resulting from internal power dissipation. Then, invert equation 2 :

$$
\mathrm{P}_{\mathrm{D}(\max )}=\Delta \mathrm{T}_{\max } \div \mathrm{R}_{\theta \mathrm{JA}}=15^{\circ} \mathrm{C} \div 165^{\circ} \mathrm{C} / \mathrm{W}=91 \mathrm{~mW}
$$

Finally, invert equation 1 with respect to voltage:

$$
\mathrm{V}_{\mathrm{CC}(\mathrm{est})}=\mathrm{P}_{\mathrm{D}(\max )} \div \mathrm{I}_{\mathrm{CC}(\max )}=91 \mathrm{~mW} \div 10 \mathrm{~mA}=9 \mathrm{~V}
$$

The result indicates that, at $\mathrm{T}_{\mathrm{A}}$, the application and device can dissipate adequate amounts of heat at voltages $\leq \mathrm{V}_{\mathrm{CC}(e s t)}$.
Compare $\mathrm{V}_{\mathrm{CC}(\text { est })}$ to $\mathrm{V}_{\mathrm{CC}(\max )}$. If $\mathrm{V}_{\mathrm{CC}(\mathrm{est})} \leq \mathrm{V}_{\mathrm{CC}(\max )}$, then reliable operation between $\mathrm{V}_{\mathrm{CC}(e s t)}$ and $\mathrm{V}_{\mathrm{CC}(\max )}$ requires enhanced $\mathrm{R}_{\theta \mathrm{JA}}$. If $\mathrm{V}_{\mathrm{CC}(\mathrm{est})} \geq \mathrm{V}_{\mathrm{CC}(\max )}$, then operation between $\mathrm{V}_{\mathrm{CC}(\mathrm{est})}$ and $\mathrm{V}_{\mathrm{CC}(\max )}$ is reliable under these conditions.

# A3250 and <br> A3251 <br> Field-Programmable, Chopper-Stabilized, Unipolar Hall-Effect Switches 

## Package LT, 3-Pin SOT89



# A3250 and A3251 

## Field-Programmable, Chopper-Stabilized, Unipolar Hall-Effect Switches

Package UA, 3-Pin SIP



Copyright ©2004-2009, Allegro MicroSystems, Inc.
The products described herein are manufactured under one or more of the following U.S. patents: 5,045,920; 5,264,783; 5,442,283; 5,389,889; $5,581,179 ; 5,517,112 ; 5,619,137 ; 5,621,319 ; 5,650,719 ; 5,686,894 ; 5,694,038 ; 5,729,130 ; 5,917,320$; and other patents pending.
Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.
Allegro's products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system.
The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website:
www.allegromicro.com


[^0]:    ${ }^{1}$ Do not exceed TJ(max): Additional information on power derating is provided in the applications section.
    ${ }^{2}$ Short-circuit protection is not intended for continuous operation; permanent damage may result.
    ${ }^{3}$ Device can be used below 50 G but is not guaranteed to be a unipolar switch. It is the responsibility of the programmer to verify that the desired switchpoint has been achieved.

[^1]:    ${ }^{1}$ Programming voltages are measured at the VCC pin.
    ${ }^{2} \mathrm{~A}$ bypass capacitor with a minimum capacitance of $0.1 \mu \mathrm{~F}$ must be connected from VCC to the GND pin of the device in order to provide the current necessary to blow the fuse.

