


Ratiometric Linear Hall Effect Sensor ICs for High-Temperature Operation

Features and Benefits

- Temperature-stable quiescent output voltage
- Precise recoverability after temperature cycling
- Output voltage proportional to magnetic flux density
- Ratiometric rail-to-rail output
- Improved sensitivity
- 4.5 to 5.5 V operation
- Immunity to mechanical stress
- Solid-state reliability
- Robust EMC protection

Packages: 3 pin SOT23W (suffix LH), and 3 pin SIP (suffix UA)



Not to scale

Description


The A132X family of linear Hall-effect sensor ICs are optimized, sensitive, and temperature-stable. These ratiometric Hall-effect sensor ICs provide a voltage output that is proportional to the applied magnetic field. The A132X family has a quiescent output voltage that is 50% of the supply voltage and output sensitivity options of 2.5mV/G, 3.125mV/G, and 5mV/G. The features of this family of devices are ideal for use in the harsh environments found in automotive and industrial linear and rotary position sensing systems.

Each device has a BiCMOS monolithic circuit which integrates a Hall element, improved temperature-compensating circuitry to reduce the intrinsic sensitivity drift of the Hall element, a small-signal high-gain amplifier, and a rail-to-rail low-impedance output stage.

A proprietary dynamic offset cancellation technique, with an internal high-frequency clock, reduces the residual offset voltage normally caused by device overmolding, temperature dependencies, and thermal stress. The high frequency clock allows for a greater sampling rate, which results in higher accuracy and faster signal processing capability. This technique produces devices that have an extremely stable quiescent output voltage, are immune to mechanical stress, and have precise

Continued on the next page...

Functional Block Diagram



A1321, A1322, and A1323

Ratiometric Linear Hall Effect Sensor ICs for High-Temperature Operation

Description (continued)

recoverability after temperature cycling. Having the Hall element and an amplifier on a single chip minimizes many problems normally associated with low-level analog signals.

Output precision is obtained by internal gain and offset trim adjustments made at end-of-line during the manufacturing process.

The A132X family is provided in a 3-pin single in-line package (UA) and a 3-pin surface mount package (LH). Each package is available in a lead (Pb) free version (suffix, -T), with a 100% matte tin plated leadframe.

Selection Guide

Part Number	Packing ¹	Mounting	Ambient, T _A (°C)	Sensitivity, Typ. (mV/G)
A1321ELHLT-T	7-in. reel, 3000 pieces/reel	Surface Mount	-40 to 85	5.000
A1321EUA-T	Bulk, 500 pieces/bag	SIP through hole		
A1321LLHLT-T	7-in. reel, 3000 pieces/reel	Surface Mount	-40 to 150	
A1321LUA-T	Bulk, 500 pieces/bag	SIP through hole		
A1322ELHLT-T³	7-in. reel, 3000 pieces/reel	Surface Mount	-40 to 85	3.125
A1322EUA-T³	Bulk, 500 pieces/bag	SIP through hole		
A1322LLHLT-T	7-in. reel, 3000 pieces/reel	Surface Mount	-40 to 150	
A1322LUA-T	Bulk, 500 pieces/bag	SIP through hole		
A1323ELHLT-T²	7-in. reel, 3000 pieces/reel	Surface Mount	-40 to 85	2.500
A1323EUA-T	Bulk, 500 pieces/bag	SIP through hole		
A1323LLHLT-T	7-in. reel, 3000 pieces/reel	Surface Mount	-40 to 150	
A1323LUA-T	Bulk, 500 pieces/bag	SIP through hole		

¹Contact Allegro for additional packing options.

²Variant is in production but has been determined to be NOT FOR NEW DESIGN. This classification indicates that sale of the variant is currently restricted to existing customer applications. The variant should not be purchased for new design applications because obsolescence in the near future is probable. Samples are no longer available. Status change: May 4, 2009.

³Variant is in production but has been determined to be LAST TIME BUY. This classification indicates that the variant is obsolete and notice has been given. Sale of the variant is currently restricted to existing customer applications. The variant should not be purchased for new design applications because of obsolescence in the near future. Samples are no longer available. Status date change May 4, 2009. Deadline for receipt of LAST TIME BUY orders is November 4, 2009.


Absolute Maximum Ratings

Characteristic	Symbol	Notes	Rating	Units
Supply Voltage	V _{CC}	*Additional current draw may be observed at voltages above the minimum supply Zener clamp voltage, V _{Z(min)} , due to the Zener diode turning on.	8	V
Output Voltage	V _{OUT}		8	V
Reverse Supply Voltage	V _{RCC}		-0.1	V
Reverse Supply Voltage	V _{RCC}		-0.1	V
Output Sink Current	I _{OUT}		10	mA
Operating Ambient Temperature	T _A	Range E	-40 to 85	°C
		Range L	-40 to 150	°C
Maximum Junction Temperature	T _{J(max)}		165	°C
Storage Temperature	T _{stg}		-65 to 170	°C




Pin-out Drawings

Package LH



Package UA



Terminal List

Symbol	Number		Description
	Package LH	Package UA	
VCC	1	1	Connects power supply to chip
VOUT	2	3	Output from circuit
GND	3	2	Ground

DEVICE CHARACTERISTICS¹ over operating temperature (T_A) range, unless otherwise noted

Characteristic	Symbol	Test Conditions	Min.	Typ. ²	Max.	Units
Electrical Characteristics; $V_{CC} = 5\text{ V}$, unless otherwise noted						
Supply Voltage	$V_{CC(OP)}$	Operating; $T_j < 165^\circ\text{C}$	4.5	5.0	5.5	V
Supply Current	I_{CC}	$B = 0, I_{out} = 0$	–	5.6	8	mA
Quiescent Voltage	$V_{out(Q)}$	$B = 0, T_A = 25^\circ\text{C}, I_{out} = 1\text{ mA}$	2.425	2.5	2.575	V
Output Voltage ³	$V_{out(H)}$	$B = +X, I_{out} = -1\text{ mA}$	–	4.7	–	V
	$V_{out(L)}$	$B = -X, I_{out} = 1\text{ mA}$	–	0.2	–	V
Output Source Current Limit ³	$I_{out(LM)}$	$B = -X, V_{out} \rightarrow 0$	-1.0	-1.5	–	mA
Supply Zener Clamp Voltage	V_Z	$I_{CC} = 11\text{ mA} = I_{CC(max)} + 3$	6	8.3	–	V
Output Bandwidth	BW		–	30	–	kHz
Clock Frequency	f_C		–	150	–	kHz
Output Characteristics; over V_{CC} range, unless otherwise noted						
Noise, Peak-to-Peak ⁴	V_N	A1321; $C_{bypass} = 0.1\ \mu\text{F}$, no load	–	–	40	mV
		A1322; $C_{bypass} = 0.1\ \mu\text{F}$, no load	–	–	25	mV
		A1323; $C_{bypass} = 0.1\ \mu\text{F}$, no load	–	–	20	mV
Output Resistance	R_{out}	$I_{out} \leq \pm 1\text{ mA}$	–	1.5	3	Ω
Output Load Resistance	R_L	$I_{out} \leq \pm 1\text{ mA}, V_{OUT}$ to GND	4.7	–	–	k Ω
Output Load Capacitance	C_L	V_{OUT} to GND	–	–	10	nF

¹ Negative current is defined as conventional current coming out of (sourced from) the specified device terminal.

² Typical data is at $T_A = 25^\circ\text{C}$. They are for initial design estimations only, and assume optimum manufacturing and application conditions. Performance may vary for individual units, within the specified maximum and minimum limits.

³ In these tests, the vector X is intended to represent positive and negative fields sufficient to swing the output driver between fully OFF and saturated (ON), respectively. It is NOT intended to indicate a range of linear operation.

⁴ Noise specification includes both digital and analog noise.

A1321, A1322, and A1323

Ratiometric Linear Hall Effect Sensor ICs for High-Temperature Operation

MAGNETIC CHARACTERISTICS^{1,2} over operating temperature range, T_A ; $V_{CC} = 5\text{ V}$, $I_{out} = -1\text{ mA}$; unless otherwise noted

Characteristics	Symbol	Test Condition	Min	Typ ³	Max	Units ⁴
Sensitivity ⁵	Sens	A1321; $T_A = 25^\circ\text{C}$	4.750	5.000	5.250	mV/G
		A1322; $T_A = 25^\circ\text{C}$	2.969	3.125	3.281	mV/G
		A1323; $T_A = 25^\circ\text{C}$	2.375	2.500	2.625	mV/G
Delta $V_{out(q)}$ as a function of temperature	$V_{out(q)(\Delta T)}$	Defined in terms of magnetic flux density, B	–	–	± 10	G
Ratiometry, $V_{out(q)}$	$V_{out(q)(\Delta V)}$		–	–	± 1.5	%
Ratiometry, Sens	$\Delta\text{Sens}_{(\Delta V)}$		–	–	± 1.5	%
Positive Linearity	Lin+		–	–	± 1.5	%
Negative Linearity	Lin–		–	–	± 1.5	%
Symmetry	Sym		–	–	± 1.5	%
UA Package						
Delta Sens at $T_A = \text{max}$ ⁵	$\Delta\text{Sens}_{(T_{A\text{max}})}$	From hot to room temperature	–2.5	–	7.5	%
Delta Sens at $T_A = \text{min}$ ⁵	$\Delta\text{Sens}_{(T_{A\text{min}})}$	From cold to room temperature	–6	–	4	%
Sensitivity Drift ⁶	$\text{Sens}_{\text{Drift}}$	$T_A = 25^\circ\text{C}$; after temperature cycling and over time	–	± 2	–	%
LH Package						
Delta Sens at $T_A = \text{max}$ ⁵	$\Delta\text{Sens}_{(T_{A\text{max}})}$	From hot to room temperature	–5	–	5	%
Delta Sens at $T_A = \text{min}$ ⁵	$\Delta\text{Sens}_{(T_{A\text{min}})}$	From cold to room temperature	–3.5	–	8.5	%
Sensitivity Drift ⁶	$\text{Sens}_{\text{Drift}}$	$T_A = 25^\circ\text{C}$; after temperature cycling and over time	–	± 2	–	%

¹ Additional information on characteristics is provided in the section Characteristics Definitions, on the next page.

² Negative current is defined as conventional current coming out of (sourced from) the specified device terminal.

³ Typical data is at $T_A = 25^\circ\text{C}$, except for ΔSens , and at $x.x$ Sens. Typical data are for initial design estimations only, and assume optimum manufacturing and application conditions. Performance may vary for individual units, within the specified maximum and minimum limits. In addition, the typical values vary with gain.

⁴ 10 G = 1 millitesla.

⁵ After 150°C pre-bake and factory programming.

⁶ Sensitivity drift is the amount of recovery with time.



Characteristic Definitions

Quiescent Voltage Output. In the quiescent state (no magnetic field), the output equals one half of the supply voltage over the operating voltage range and the operating temperature range. Due to internal component tolerances and thermal considerations, there is a tolerance on the quiescent voltage output both as a function of supply voltage and as a function of ambient temperature. For purposes of specification, the quiescent voltage output as a function of temperature is defined in terms of magnetic flux density, B, as:

$$\Delta V_{\text{out}(q)(\Delta T)} = \frac{V_{\text{out}(q)(T_A)} - V_{\text{out}(q)(25^\circ\text{C})}}{\text{Sens}_{(25^\circ\text{C})}} \quad (1)$$

This calculation yields the device's equivalent accuracy, over the operating temperature range, in gauss (G).

Sensitivity. The presence of a south-pole magnetic field perpendicular to the package face (the branded surface) increases the output voltage from its quiescent value toward the supply voltage rail by an amount proportional to the magnetic field applied. Conversely, the application of a north pole will decrease the output voltage from its quiescent value. This proportionality is specified as the sensitivity of the device and is defined as:

$$\text{Sens} = \frac{V_{\text{out}(-B)} - V_{\text{out}(+B)}}{2B} \quad (2)$$

The stability of sensitivity as a function of temperature is defined as:

$$\Delta \text{Sens}_{(\Delta T)} = \frac{\text{Sens}_{(T_A)} - \text{Sens}_{(25^\circ\text{C})}}{\text{Sens}_{(25^\circ\text{C})}} \times 100\% \quad (3)$$

Ratiometric. The A132X family features a ratiometric output. The quiescent voltage output and sensitivity are proportional to the supply voltage (ratiometric).

The percent ratiometric change in the quiescent voltage output is defined as:

$$\Delta V_{\text{out}(q)(\Delta V)} = \frac{V_{\text{out}(q)(V_{CC})} / V_{\text{out}(q)(5V)}}{V_{CC} / 5V} \times 100\% \quad (4)$$

and the percent ratiometric change in sensitivity is defined as:

$$\Delta \text{Sens}_{(\Delta V)} = \frac{\text{Sens}_{(V_{CC})} / \text{Sens}_{(5V)}}{V_{CC} / 5V} \times 100\% \quad (5)$$

Linearity and Symmetry. The on-chip output stage is designed to provide a linear output with a supply voltage of 5 V. Although application of very high magnetic fields will not damage these devices, it will force the output into a non-linear region. Linearity in percent is measured and defined as:






$$\text{Lin+} = \frac{V_{\text{out}(+B)} - V_{\text{out}(q)}}{2(V_{\text{out}(+B)/2} - V_{\text{out}(q)})} \times 100\% \quad (6)$$

$$\text{Lin-} = \frac{V_{\text{out}(-B)} - V_{\text{out}(q)}}{2(V_{\text{out}(-B)/2} - V_{\text{out}(q)})} \times 100\% \quad (7)$$

and output symmetry as:







$$\text{Sym} = \frac{V_{\text{out}(+B)} - V_{\text{out}(q)}}{V_{\text{out}(q)} - V_{\text{out}(-B)}} \times 100\% \quad (8)$$

Typical Characteristics
(30 pieces, 3 fabrication lots)



Continued on the next page...

Typical Characteristics, continued
(30 pieces, 3 fabrication lots)




THERMAL CHARACTERISTICS may require derating at maximum conditions, see application information


Characteristic	Symbol	Test Conditions*	Value	Units
Package Thermal Resistance	$R_{\theta JA}$	Package LH, 1-layer PCB with copper limited to solder pads	228	$^{\circ}\text{C}/\text{W}$
		Package LH, 2-layer PCB with 0.463 in. ² of copper area each side connected by thermal vias	110	$^{\circ}\text{C}/\text{W}$
		Package UA, 1-layer PCB with copper limited to solder pads	165	$^{\circ}\text{C}/\text{W}$

*Additional thermal information available on Allegro website.

Power Derating Curve



Power Dissipation versus Ambient Temperature



Power Derating

The device must be operated below the maximum junction temperature of the device, $T_{J(max)}$. Under certain combinations of peak conditions, reliable operation may require derating supplied power or improving the heat dissipation properties of the application. This section presents a procedure for correlating factors affecting operating T_J . (Thermal data is also available on the Allegro MicroSystems Web site.)

The Package Thermal Resistance, $R_{\theta JA}$, is a figure of merit summarizing the ability of the application and the device to dissipate heat from the junction (die), through all paths to the ambient air. Its primary component is the Effective Thermal Conductivity, K , of the printed circuit board, including adjacent devices and traces. Radiation from the die through the device case, $R_{\theta JC}$, is relatively small component of $R_{\theta JA}$. Ambient air temperature, T_A , and air motion are significant external factors, damped by overmolding.

The effect of varying power levels (Power Dissipation, P_D), can be estimated. The following formulas represent the fundamental relationships used to estimate T_J , at P_D .

$$P_D = V_{IN} \times I_{IN} \quad (1)$$

$$\Delta T = P_D \times R_{\theta JA} \quad (2)$$

$$T_J = T_A + \Delta T \quad (3)$$

For example, given common conditions such as: $T_A = 25^\circ C$, $V_{CC} = 12 V$, $I_{CC} = 4 mA$, and $R_{\theta JA} = 140^\circ C/W$, then:

$$P_D = V_{CC} \times I_{CC} = 12 V \times 4 mA = 48 mW$$

$$\Delta T = P_D \times R_{\theta JA} = 48 mW \times 140^\circ C/W = 7^\circ C$$

$$T_J = T_A + \Delta T = 25^\circ C + 7^\circ C = 32^\circ C$$

A worst-case estimate, $P_{D(max)}$, represents the maximum allowable power level ($V_{CC(max)}$, $I_{CC(max)}$), without exceeding $T_{J(max)}$, at a selected $R_{\theta JA}$ and T_A .

Example: Reliability for V_{CC} at $T_A = 150^\circ C$, package UA, using minimum-K PCB.

Observe the worst-case ratings for the device, specifically: $R_{\theta JA} = 165^\circ C/W$, $T_{J(max)} = 165^\circ C$, $V_{CC(max)} = 5.5 V$, and $I_{CC(max)} = 8 mA$.

Calculate the maximum allowable power level, $P_{D(max)}$. First, invert equation 3:

$$\Delta T_{max} = T_{J(max)} - T_A = 165^\circ C - 150^\circ C = 15^\circ C$$

This provides the allowable increase to T_J resulting from internal power dissipation. Then, invert equation 2:

$$P_{D(max)} = \Delta T_{max} \div R_{\theta JA} = 15^\circ C \div 165^\circ C/W = 91 mW$$



Finally, invert equation 1 with respect to voltage:

$$V_{CC(est)} = P_{D(max)} \div I_{CC(max)} = 91 mW \div 8 mA = 11.4 V$$





The result indicates that, at T_A , the application and device can dissipate adequate amounts of heat at voltages $\leq V_{CC(est)}$.

Compare $V_{CC(est)}$ to $V_{CC(max)}$. If $V_{CC(est)} \leq V_{CC(max)}$, then reliable operation between $V_{CC(est)}$ and $V_{CC(max)}$ requires enhanced $R_{\theta JA}$. If $V_{CC(est)} \geq V_{CC(max)}$, then operation between $V_{CC(est)}$ and $V_{CC(max)}$ is reliable under these conditions.

Package LH, 3-Pin (SOT-23W)




For Reference Only; not for tooling use (reference dwg. 802840)
 Dimensions in millimeters
 Dimensions exclusive of mold flash, gate burrs, and dambar protrusions
 Exact case and lead configuration at supplier discretion within limits shown

-  Active Area Depth, 0.28 mm REF
-  Reference land pattern layout
All pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances
-  Branding scale and appearance at supplier discretion
-  Hall element, not to scale

N = Last two digits of device part number
 T = Temperature code

Package UA, 3-Pin SIP



Copyright ©2004-2009, Allegro MicroSystems, Inc.

The products described herein are manufactured under one or more of the following U.S. patents: 5,045,920; 5,264,783; 5,442,283; 5,389,889; 5,581,179; 5,517,112; 5,619,137; 5,621,319; 5,650,719; 5,686,894; 5,694,038; 5,729,130; 5,917,320; and other patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in life support devices or systems, if a failure of an Allegro product can reasonably be expected to cause the failure of that life support device or system, or to affect the safety or effectiveness of that device or system.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

For the latest version of this document, visit our website:

www.allegromicro.com



Allegro MicroSystems, Inc.
 115 Northeast Cutoff
 Worcester, Massachusetts 01615-0036 U.S.A.
 1.508.853.5000; www.allegromicro.com