



## PEELTM 18CV8 -7/-10/-15/-25 **CMOS Programmable Electrically Erasable Logic Device**

#### **Features**

#### **Multiple Speed Power, Temperature Options**

- $V_{CC} = 5 \text{ Volts } \pm 10\%$
- Speeds ranging from 7ns to 25 ns
- Power as low as 37mA at 25MHz
- Commercial and industrial versions available

#### **CMOS Electrically Erasable Technology**

- Superior factory testing
- Reprogrammable in plastic package
- Reduces retrofit and development costs

#### **Development / Programmer Support**

- Third party software and programmers
- WinPLACE Development Software
- PLD-to-PEEL™ JEDEC file translator

#### **Architectural Flexibility**

- Enhanced architecture fits in more logic
- 74 product terms x 36 input AND
- 10 inputs and 8 I/O pins
- 12 possible macrocell configurations
- Asynchronous clear
- Independent output englies
- 20 Pin DIP/SOIC/TS OP an PLCC

#### Application Versative

- Replaces random logk
- Super sets P. Os (PAL, AL, EPLD)
- Enhance Arch secture its more logic than ordinary PLDs

## **General Description**


The PEEL<sup>TM</sup>18CV8 is a Programmable Electrically Erasable Logic (PEEL<sup>TM</sup>) device providing an attractive alternative of ordinary PLDs. The PEEL<sup>TM</sup>18CV8 offers the performance, 12xibility, ease of design and production practicality needed by logic designers today.


The PEEL<sup>TM</sup>18CV8 is available in 20-pin DIP, Picco SOL and TSSOP packages with speeds ranging from as to 2, s w h power consumption as low as 37mA. EE-leprogramm ability provides the convenience of instant representing for evelopment and reusable production inventor minimizing impact of programming changes or errors. I E-Reprogrammability also improves factory testability, thus assumed the highest quality possible.

The PEL ™18CV8 architecture allows it to replace over 20 stanrd 20-pin PLDs (PAL, GAL, EPLD etc.). It also provides addition architecture features so more logic can be put into every design. Anachip's JEDEC file translator instantly converts to the PEEL<sup>TM</sup>18CV8 existing 20-pin PLDs without the need to rework the existing design. Development and programming support for the PEEL<sup>TM</sup>18CV8 is provided by popular third-party program- mers and development software.

Figure 3 Block Diagram







Rev. 1.0 Dec 16, 2004

This datasheet contains new product information. Anachip Corp. reserves the rights to modify the product specification without notice. No liability is assumed as a result of the use of this product. No rights under any patent 1/9






Figure 4 PEEL<sup>TM</sup>18CV8 Logic Array Diagram



#### **Function Description**

The PEEL<sup>TM</sup>18CV8 implements logic functions as sum-of- products expressions in a programmable-AND/fixed-OR logic array. User-defined functions are created by programming the connections of input signals into the array. User-configurable output structures in the form of I/O macrocells further increase logic flexibility.

#### **Architecture Overview**

The PEELTM18CV8 architecture is illustrated in the block diagram of Figure 3. Ten dedicated inputs and 8 I/Os provide up to 18 inputs and 8 outputs for creation of logic functions. At the core of the device is a programmable electrically-erasable AND array which drives a fixed OR array. With this structure, the PEELTM18CV8 can implement up to 8 sum-of-products logic expressions.

Associated with each of the 8 OR functions is an I/O macrocell which can be independently programmed to one of 12 different configurations. The programmable macrocells allow each I/O to create sequential or combinatorial logic functions of active-high or active-low polarity, while providing three different feedback paths into the AND array.

#### AND/OR LOGIC ARRAY

The programmable AND array of the PEELTM1 (200 how in Figure 4) is formed by input lines intersecting coduct tens. The input lines and product terms are used as follow

#### **36 Input Lines:**

- 20 input lines carry the true and complement of the signals applied to the 10 input pins
- 16 additional lines carry to the and commement values of feedback or input sign as from the 8 to s

#### 74 product terms:

- 64 product terms (arranged sups of 8) are used to form sum of product rection
- 8 output nable terms (on for each I/O) 1 global anchronou preset term
- 1 global asy hrongs clear term

At each input-line/product-term intersection, there is an EEPROM memory cell that determines whether or not there is a logical connection at that intersection. Each product term is essentially a 36-input AND gate. A product term that is connected to both the true and complement of an input signal will always be FALSE and thus will not affect the OR function that it drives. When all the connections on a product term are opened, a "don't care" state exists and that term will always be TRUE. When programming the PEEL<sup>TM</sup>18CV8, the device programmer first performs a bulk erase to remove the previous pattern. The erase cycle opens every logical connection in the array. The device is configured to perform the user-defined function by pro- gramming selected connections in the AND array. (Note that PEEL<sup>TM</sup> device programmers automatically program all of the connections on unused product terms so that they will have no

effect on the output function).

#### Programmable I/O Macrocell

The unique twelve-configuration output macrocell provides complete control over the architecture of each output. The ability to configure each output independently permits users to tailor the configuration of the PEELTM18CV8 tine procise requirements of their designs.

#### Macrocell Architectuz

Each I/O macrocell, as sh vn n Figure 4, consists of a D-type flip-flop and two signa selec multir exers. The configuration of each macrocell is determ, ed by the four EEPROM bits controlling these multiplicers. The bits determine output polarity, output type (regatered or non-egistered) and input-feedback path (bidirectional l. con corial feedback). Refer to Table 1 for details

Equipment incuits for the twelve macrocell configurations are Illustra 1 in gure 4. In addition to emulating the four PAL-type output structures (configurations 3,4,9, and 10), the macrocell p vides eight additional configurations. When creating a PEN TM device design, the desired macrocell configuration generally is specified explicitly in the design file. When the design is assembled or compiled, the macrocell configuration bits are defined in the last lines of the JEDEC programming file.

### **Output Type**

The signal from the OR array can be fed directly to the output pin (combinatorial function) or latched in the D-type flip-flop (registered function). The D-type flip-flop latches data on the rising edge of the clock and is controlled by the global preset and clear terms. When the synchronous preset term is satisfied, the Q output of the register will be set HIGH at the next rising edge of the clock input. Satisfying the asynchronous clear will set O LOW, regardless of the clock state. If both terms are satisfied simultaneously, the clear will override the preset.

#### **Output Polarity**

Each macrocell can be configured to implement active-high or active-low logic. Programmable polarity eliminates the need for external inverters.

#### **Output Enable**

The output of each I/O macrocell can be enabled or disabled under the control of its associated programmable output enable product term. When the logical conditions programmed on the output enable term are satisfied, the output signal is propagated to the I/O pin. Otherwise, the output buffer is switched into the high-impedance state.

Under the control of the output enable term, the I/O pin can function as a dedicated input, a dedicated output, or a bi-directional I/O. Opening every connection on the output enable term will permanently enable the output buffer and yield a dedicated output. Conversely, if every connection is intact, the enable term will



always be logically false and the I/O will function as a dedicated input.

#### Input/Feedback Select

The PEEL<sup>TM</sup>18CV8 macrocell also provides control over the feedback path. The input/feedback signal associated with each I/O macrocell may be obtained from three different locations; from the I/O input pin, from the Q output of the flip-flop (registered feedback), or directly from the OR gate (combinatorial feedback).


#### Bi-directional I/O

The input/feedback signal is taken from the I/O pin when using the pin as a dedicated input or as a bi-directional I/O. (Note that it is possible to create a registered output function with a bi-directional I/O.)

#### **Combinatorial Feedback**

The signal-select multiplexer gives the macrocell the ability to feedback the output of the OR gate, bypassing the output buffer regardless of whether the output function is registered or combinatorial. This feature allows the creation of asynchronous latent even when the output must be disabled. (Refer to configurations 5,6,7 and 8 in Figure 4.)

Figure 4 Block Diagram of the DEF LTM18CV8 I/O Macrocell



#### **Registered Feedback**

Feedback also can be taken from the register, regardless of whether the output function is to be combinatorial or registered. When implementing a combinatorial output function, registered feedback allows for the internal latching of states without giving up the use of the external output.

#### **Design Security**

The PEEL<sup>TM</sup>18CV8 provices a special E. P. KOM security bit that prevents unauthorized redip or copying of designs programmed into the device. The security bit is set by the PLD programmer, either at the conclusion of the programming cycle or as a separate step, as or the device has been programmed. Once the security bit is set has improvible to verify (read) or program the PEEL<sup>TM</sup> until the endiance has first been erased with the bulk-endered.

### rog amaing Support

Anachip LEDEC file translator allows easy conversion of exist-1, 20 pin PLD designs to the PEEL<sup>TM</sup>18CV8, without the need for design. Anachip also offers (for free) its proprietary Win-PLACE software, an easy-to-use entry level PC-based software development system.

Programming support includes all the popular third party programmers: BP Microsystems, System General, Logical Devices, and numerous others.






Figure 4 Equivalent Crcuits for the Twelve Configurations of the PEEL<sup>TM</sup>18CV8 I/O Macrocell

8	Configuratio.				Innut/Foodbook Soloot	Output Salaat					
#	A	В	C	D	Input/Feedback Select	Output Select					
1	1	1	1	1		Register	Active Low				
2	0	1	1	1	Di dinational I/O	Register	Active High				
3	1	0	1	1	Bi-directional I/O	Combinatorial	Active Low				
4	0	0	1	1		Combinatorial	Active High				
5	1	1	1	0		Pagistor	Active Low				
6	0	1	1	0	Combinatorial Feedback	Register	Active High				
7	1	0	1	0	Combinatorial Feedback	Combinatorial	Active Low				
8	0	0	1	0		Combinatoriai	Active High				
9	1	1	0	0		Register	Active Low				
10	0	1	0	0	Register Feedback	Register	Active High				
11	1	0	0	0	Register reedback	Combinatorial	Active Low				
12	0	0	0	0		Comomatoriai	Active High				





This device has been designed and tested for the specified operating ranges. Improper operation outside of these levels is not guaran- teed. Exposure to absolute maximum ratings may cause permanent damage.

### **Absolute Maximum Ratings**

Symbol	Parameter	Conditions	Rating	Unit
VCC	Supply Voltage	Relative to Ground	.5 to + ?	V
VI, VO	Voltage Applied to Any Pin <sup>2</sup>	Relative to Ground <sup>1</sup>	- 5 to VCC + 0.5	V
Ю	Output Current	Per Pin (IOL, IOH)	25	mA
TST	Storage Temperature		-65 to 150	°C
TLT	Lead Temperature	Soldering 10 Seconds	r300	°C

### **Operating Range**

Symbol	Parameter	Conditions	Min	Max	Unit
Vcc	Supply Voltage	Commercial	4.75	5.25	V
VCC	Supply voltage	Industrial	4.5	5.5	V
T <sub>A</sub>	Ambient Temperature	Commercia <sup>1</sup>	0	+70	°C
	Ambient Temperature	Industrial	-40	+85	°C
TR	Clock Rise Time	See Not. 3.		20	ns
TF	Clock Fall Time	Note 3.		20	ns
T <sub>RVCC</sub>	V <sub>CC</sub> Rise Time	Sc Note 3.		250	ms

## **D.C. Electrical Characteristics** Over the operating range (Unless otherwise specified)

Symbol	Parame er	Conditi	Min	Max	Unit	
VOH	Output HIGH Voltage - Ti	VCC = Min, IOH = -4.0 mA	V.	2.4		V
VOHC	Output HIGH V stage - CMOS	VCC = Min, IOH = -10 μA		VCC - 0.3		V
VOL	Output LOW V to 1TL	VCC = Min, IOL = 16mA/2	4mA <sup>13</sup>		0.5	V
VOLC	Output LOV. Voltage CV S12	VCC = Min, IOL = 10 μA			0.15	V
VIH	put Hr. Vlevc			2.0	VCC + 0.3	V
VIL	Input LOW pltage			-0.3	0.8	V
IIL	In t, I/O L akage Current LOW Input 1 ./ O pull-ups disabled	VCC = Max, VIN = GND,		-10	μΑ	
IIP	Input, I/O Leakage Current LOW Input and I/O pull-ups enabled	VCC = Max, VIN = GND,		-100	μА	
IIH	Input, I/O Leakage Current HIGH	VCC = Max, VIN = VCC, I	0 (Typical)	40	μA	
ISC <sup>9</sup>	Output Short Circuit Current	VCC = 5V, VO = 0.5V, TA =	= 25°C	-30	-135	mA
			-7		90	
		VIN = 0V or VCC,	-10/I-10		90/100	
ICC <sup>10</sup>	VCC Current, f=25MHz	f = 25 MHz	-15/I-15		45/55	mA
		All Outputs disabled <sup>4</sup>	-25/I-25		37/50	
CIN <sup>7</sup>	Input Capacitance	TA = 25°C, VCC = 5.0V	TA = 25°C, VCC = 5.0V		6	pF
COUT <sup>7</sup>	Output Capacitance	@ f = 1 MHz			12	pF




#### A.C. Electrical Characteristics

Over the operating range <sup>8</sup>

Cumbal	Danamatan	-7		-10/I-10		-15/I-15		-25/I-25		Units
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
tPD	Input <sup>5</sup> to non-registered output		7.5		10		15			ns
toe	Input <sup>5</sup> to output enable <sup>6</sup>		7.5		10		15		25	ns
tod	Input <sup>5</sup> to output disable <sup>6</sup>		7.5		10		15		25	ns
tco1	Clock to Output		7		7		12		15	ns
tCO2	Clock to comb. output delay via internal registered feedback		10		12		2.		35	ns
tCF	Clock to Feedback		3.5		4		8		15	ns
tSC	Input <sup>5</sup> or feedback setup to clock	5		5		2		20		ns
tHC	Input <sup>5</sup> hold after clock	0		0		0		0		ns
tCL, tCH	Clock low time, clock high time8	3.5		5		10		15		ns
tCP	Min clock period Ext (tSC + tCO1)	12				24		35		ns
fMAX1	Internal feedback (1/tSC+tCF) <sup>11</sup>	117.6		T		50		28.5		MHz
fMAX2	External Feedback (1/tCP)11	83.3		83.3		41.6		28.5		MHz
fMAX3	No Feedback (1/tCL+tCH) <sup>11</sup>	142.8		100		50		33.3		MHz
tAW	Asynchronous Reset Pulse Width	7.5				15		25		ns
tAP	Input <sup>5</sup> to Asynchronous Reset		1.5		10		15		25	ns
tAR	Asynchronous Reset recovery time		7.5		10		15		25	ns
tRESET	Power-on reset time for registers in clear state		5		5		5		5	μs

### **Switching Waveforms**



#### Notes:


- 1. Minimum DC input is -0.5V, however, inputs may undershoot to -2.0V for periods less than 20 ns.
- 2. VI and VO are not specified for program/verify operation.
- 3. Test Points for Clock and VCC in  $\ensuremath{\text{tr}}$  are referenced at the 10% and 90% levels.
- 4. I/O pins are 0V and VCC.
- 5. "Input" refers to an input pin signal.
- 6. to E is measured from input transition to VREF $\pm 0.1V$ , TOD is measured from input transition to VOH-0.1V or VOL+0.1V; VREF=VL.
- 7. Capacitances are tested on a sample basis.


- 8. Test conditions assume: signal transition times of 3ns or less from the 10% and 90% points, timing reference levels of 1.5V (Unless otherwise specified).
- 9. Test one output at a time for a duration of less than 1 second.
- 10. ICC for a typical application: This parameter is tested with the device programmed as an 8-bit Counter.
- 11. Parameters are not 100% tested. Specifications are based on initial characterization and are tested after any design process modification that might affect operational frequency.
- 12. Available only for 18CV8 -15/I-15/-25/I-25 grades
- 13. 24mA available for 18CV8-5/-7. All other speeds are 16mA.





### PEEL<sup>TM</sup> Device and Array Test Loads





Technology	R1	R2	RL		CL
CMOS <sup>12</sup>	480kΩ	480kΩ	22. 12	375V	33 pF
TTL -10/-15/-25	235Ω	159Ω	5Ω	2.02V	33 pF
TTL -5/-7	159Ω	1180	687	2.129V	33 pF


### **Ordering Information**

Part Number	Speed	Tei, pei ture	Package
PEEL18CV8P-7 (L)	7.5 ns	Con nercial	20-pin Plastic 300 mil DIP
PEEL18CV8J-7 (L)	7.5 ns	Cor mercial	20-pin Plastic (J) Leaded Chip Carrier (PLCC)
PEEL18CV8S-7 (L)	7.5 is	ommercial	20-pin SOIC
PEEL18CV8P-10 (L)	10 s	Commercial	20-pin Plastic 300 mil DIP
PEEL18CV8PI-10 (L)	10 3	Industrial	20-piii Flastic 300 iiiii DIF
PEEL18CV8J-10 (L)	100	Commercial	20-pin Plastic (J) Leaded Chip Carrier (PLCC)
PEEL18CV8JI-10 (L)		Industrial	20-pin Plastic (3) Leaded Chip Carrier (PLCC)
PEEL18CV8S-10 (L)	10 48	Commercial	20 min SOIC
PEEL18CV8SI-10(L)	AS	Industrial	20-pin SOIC
PEEL18CV9′-10 (L)	10 ns	Commercial	20 nin TSSOR 170 mil
PEEL18CV TI-10 (L)	V 10 fis	Industrial	20-pin TSSOP 170 mil
PEEL18CV8P '5 (L)	15 ns	Commercial	20-pin Plastic 300 mil DIP
PEEL18CV8PI-1.	13 118	Industrial	20-pin i fastic 300 iini Dii
PEEL18CV8J-15 (L)	15 ns	Commercial	20-pin Plastic (J) Leaded Chip Carrier (PLCC)
PEEL18CV8JI-15 (L)	13 118	Industrial	20-piii i iastic (3) Leaded Chip Carrier (1 LCC)
PEEL18CV8S-15 (L)	15 ns	Commercial	20-pin SOIC
PEEL18CV8SI-15 (L)	13 118	Industrial	20-piii sore
PEEL18CV8T-15 (L)	15ns	Commercial	20-TSSOP 170 mil
PEEL18CV8TI-15 (L)	13118	Industrial	20-13301 1/0 lilli
PEEL18CV8P-25 (L)	25 ns	Commercial	20-pin Plastic 300 mil DIP
PEEL18CV8PI-25 (L)	23 118	Industrial	20-piii i iastic 300 iiiii Dii
PEEL18CV8J-25 (L)	25 ns	Commercial	20-pin Plastic (J) Leaded Chip Carrier (PLCC)
PEEL18CV8JI-25 (L)	23 115	Industrial	20-pin i fastic (3) Leaded Chip Carrier (1 Lee)
PEEL18CV8S-25 (L)	25 ns	Commercial	20-pin SOIC
PEEL18CV8SI-25 (L)	23 118	Industrial	20-pin sore
PEEL18CV8T-25 (L)	25 ns	Commercial	20-pin TSSOP 170 mil
PEEL18CV8TI-25 (L)	23 115	Industrial	20-pm 13301 170 mm





#### **Part Number**



Anachip Corp. Head Office,

2F, No. 24-2, Industry E. Rd. IV, Science-Basel Industrial Park, Hsinchu, 300, Taiwan

Tel: +886-3-5678234 Fax: +886-3-5678368

Email: <u>sales\_usa@anachip.com</u>
Website: <u>http://www.anac/ap.com</u>

©2004 Anachip Corp.

nachip USA 780 Montague Expressway, #201 San Jose, CA 95131

Tel: (408) 321-9600 Fax: (408) 321-9696

Anachip reserve the gra to make changes in specifications at any time and without notice. The information curnished by machip in this publication is believed to be accurate and reliable. However, there is not ponsibility assumed by Anachip for its use nor for any infringements of paters or over rights of third parties resulting from its use. No license is granted under any patents or patents it rights of Anachip. Anachip's products are not authorized for use as critical components in life support devices or systems.

Marks being or TM are registered trademarks and trademarks of Anachip Corp.