						R	EVISI	ONS										
LTR				DESC	RIPTIC	N					DA	TE (Y	R-MO-	-DA)		APPR	ROVED)
А	Boilerpla	ite updat	te. part	of 5 vear	review.	ksr						06-0	08-30		Ra	aymon	d Mon	nin
A THE ORIGINA												06-(18-30		K i	aymon	<u>a Mon</u>	nın
							1	1		ł	ł	t	1	i	ł	ł	ł	1
REV SHEET																		
REV																		
SHEET																		
REV STATUS	I <u>I</u> S		REV		A	Α	Α	Α	Α	Α	Α	Α	Α	Α	А			
OF SHEETS	-		SHEI	ET	1	2	3	4	5	6	7	8	9	10	11			
MICRO		IT	Ke CHEC	PARED B Inneth S. CKED BY . A. DiCe	Rice	DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990 http://www.dscc.dla.mil												
THIS DRAWIN FOR US DEPAF	SE BY ALL RTMENTS NCIES OF T	HE	м	ROVED E ichael A. VING AP 88	Frye	L DAT	CN	10S	, PF	ROG	RA	MMA	/IOR ABLI C SII	ELC	GIC		3	
AM	SC N/A		REVI	SION LE'	VEL A				ZE A		GE CO 67268			59	62-	887	713	
								SHE	ET		1	OF	11					


DSCC FORM 2233 APR 97

•

1. SCOPE

1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits. MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>http://assist.daps.dla.mil/quicksearch/</u> or <u>http://assist.daps.dla.mil</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.2.2 <u>Truth table</u>. The truth table shall be as specified on figure 2.

3.2.2.1 <u>Unprogrammed devices</u>. The truth table for unprogrammed devices for contracts involving no altered item drawing shall be as specified on figure 2. When required in groups A, B, or C (see 4.3), the devices shall be programmed by the manufacturer prior to test with a minimum of 50 percent of the total number of gates programmed or to any altered item drawing pattern which includes at least 25 percent of the total number of gates programmed.

3.2.2.2 <u>Programmed devices</u>. The truth tables for programmed devices shall be as specified by an attached altered item drawing.

3.2.3 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.2 herein.

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88713
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	3

Test	Symbol	$\begin{array}{l} \mbox{Conditions} \underline{1}/\\ \mbox{-55}^{\circ}\mbox{C} \leq \mbox{T}_{\mbox{C}} \leq \mbox{+125}^{\circ}\mbox{C}\\ \mbox{4.5 V} \leq \mbox{V}_{\mbox{CC}} \leq \mbox{5.5 V} \end{array}$	Group A subgroups	Device type	Lin	nits	Unit
		unless otherwise specified	5 1	,,	Min	Max	
Output high voltage	V _{OH}	$\label{eq:VSS} \begin{array}{l} V_{SS} = 0 \mbox{ V}, \mbox{ I}_{OH} = -2.0 \mbox{ mA}, \\ V_{IN} = V_{IH}, \mbox{ V}_{IL} \end{array}$	1, 2, 3	All	2.4		V
Output low voltage	V _{OL}	V_{CC} = 4.5 V, I_{OL} = 12.0 mA, V_{IN} = V_{IH} or V_{IL}	1, 2, 3	All		0.4	V
Input high voltage 2/	V _{IH}		1, 2, 3	All	2.0		V
Input low voltage 2/	V _{IL}		1, 2, 3	All		0.8	V
Input leakage current	I _{IX}	$V_{IN} = 5.5 V \text{ to GND}$	1, 2, 3	All	-10	10	μA
Output leakage current	I _{oz}	$V_{CC} = 5.5 \text{ V},$ $V_{OUT} = 5.5 \text{ V} \text{ and GND}$	1, 2, 3	All	-100	100	μA
Output short circuit current <u>3</u> / <u>4</u> /	I _{OS}	$V_{CC} = 5.5 V,$ $V_{OUT} = 0.5 V$	1, 2, 3	All		-300	mA
Power supply current <u>5</u> /	I _{CC}	$V_{CC} = 5.5 \text{ V}, \text{ I}_{OUT} = 0 \text{ mA},$ $V_{IN} = \text{GND}$	1, 2, 3	All		70	mA
Input capacitance <u>4</u> /	C _{IN}	$V_{IN} = 0 V, V_{CC} = 5.0 V$ $T_A = +25^{\circ}C, f = 1 MHz$	4	All		7	pF
Output capacitance <u>4</u> /	C _{OUT}	(see 4.3.1c)	4	All		7	pF
Input or feedback to	t _{PD}	V _{CC} = 5.5 V	9, 10, 11	01, 03, 04		40	ns
non-registered output		See figures 3 and 4		05, 07, 08		30	
			0.40.44	09, 11, 12		20	
Input to output enable	t _{EA}		9, 10, 11	01, 03, 04		40 30	ns
				05, 07, 08 09, 11, 12		20	
Input to output disable	t _{ER}		9, 10, 11	01, 03, 04		40	ns
<u>4/6/</u>			-,,	05, 07, 08		30	
				09, 11, 12		20	
OE to output enable	t _{PZX}		9, 10, 11	02, 03, 04		25	ns
				06, 07, 08		25	
				10, 11, 12		20	
\overline{OE} to output disable	t _{PXZ}		9, 10, 11	02, 03, 04		25	ns
<u>4/</u> 6/				06, 07, 08		25	
				10, 11, 12		20	

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

SIZE A		5962-88713
	REVISION LEVEL A	SHEET 4

Test	Symbol	$\begin{array}{c} Conditions \\ \textbf{-55^{\circ}C} \leq T_{C} \leq \textbf{+125^{\circ}C} \\ \textbf{4.5 V} \leq V_{CC} \leq \textbf{5.5 V} \end{array}$	Group A subgroups	Device type	Lir	nits	Unit
		unless otherwise specified			Min	Max	
Clock to output 7/	t _{CO}	$V_{CC} = 5.5 V$	9, 10, 11	02, 03, 04		25	ns
		See figures 3 and 4		06, 07, 08		20	_
		-		10, 11, 12		15	
Input or feedback	t _{SU}		9, 10, 11	02, 03, 04	35		ns
setup time 7/				06, 07, 08	25		_
				10, 11, 12	20		
Hold time 7/	t _H		9, 10, 11	02, 03, 04	0		ns
				06, 07, 08	0		
				10, 11, 12	0		
Clock period	t _P		9, 10, 11	02, 03, 04	60		ns
<u>4</u> / <u>7</u> /				06, 07, 08	45		-
•				10, 11, 12	35		
Clock width <u>4/</u> 7/	t _W		9, 10, 11	02, 03, 04	25		ns
				06, 07, 08	20		
	4		0.10.11	10, 11, 12	12		N 41 1
Maximum frequency	f _{MAX}		9, 10, 11	02, 03, 04	16.5		MHz
<u>4/</u> 7/				06, 07, 08 10, 11, 12	22 28.5		
0 to 3.0 V, and the ou	itput load on fig	e and fall times of 5 ns or less, t gure 3, configuration A. ect to device ground and all ove	-				
0 to 3.0 V, and the ou 2/ These are absolute va	alues with resp	gure 3, configuration A.	ershoots due to	system or tester	noise are	included	
0 to 3.0 V, and the ou 2/ These are absolute va 3/ For test purposes, no second.	atput load on fig alues with resp t more than on ter any design	gure 3, configuration A. ect to device ground and all ove	ershoots due to orted. Short cir	system or tester cuit test duration	noise are should no	included t exceed	one
 0 to 3.0 V, and the ou 2/ These are absolute va 3/ For test purposes, no second. 4/ Tested initially and affithe limits specified in 	atput load on fig alues with resp t more than on ter any design table I.	gure 3, configuration A. ect to device ground and all ove e output at a time should be she	ershoots due to orted. Short cir that parameter,	system or tester cuit test duration and therefore sh	noise are should no all be gua	included t exceed ranteed t	one
 0 to 3.0 V, and the ou 2/ These are absolute va 3/ For test purposes, no second. 4/ Tested initially and affect the limits specified in 5/ To calculate I_{CC} at any frequency in MHz). 6/ Transition is measure 	atput load on fig alues with resp t more than on ter any design table I. y given operati	gure 3, configuration A. lect to device ground and all ove e output at a time should be she or process changes that affect t	ershoots due to orted. Short cirr that parameter, AC), where I _{CC} (system or tester cuit test duration and therefore sh AC) = (0.6 mA/M	noise are should no all be gua IHz) x (ope	included at exceed ranteed t erating	one o
 0 to 3.0 V, and the ou 2/ These are absolute va 3/ For test purposes, no second. 4/ Tested initially and aff the limits specified in 5/ To calculate I_{CC} at an frequency in MHz). 6/ Transition is measure 	atput load on fig alues with resp t more than on ter any design table I. y given operati of at steady sta I the output loa	gure 3, configuration A. ect to device ground and all over e output at a time should be sho or process changes that affect to ng frequency, use 70 mA + I_{cc} (ate high level -500 mV or steady d on figure 3, configuration B.	ershoots due to orted. Short cirr that parameter, AC), where I _{CC} (system or tester cuit test duration and therefore sh AC) = (0.6 mA/M	noise are should no all be gua IHz) x (ope	included at exceed ranteed t erating	one o
 0 to 3.0 V, and the ou 2/ These are absolute va 3/ For test purposes, no second. 4/ Tested initially and aff the limits specified in 5/ To calculate I_{CC} at any frequency in MHz). 6/ Transition is measure level on the input and 	atput load on fig alues with resp t more than on ter any design table I. y given operati of at steady sta I the output loa	gure 3, configuration A. ect to device ground and all over e output at a time should be sho or process changes that affect to ng frequency, use 70 mA + I_{cc} (ate high level -500 mV or steady d on figure 3, configuration B.	ershoots due to orted. Short cirr that parameter, AC), where I _{CC} (system or tester cuit test duration and therefore sh AC) = (0.6 mA/M	noise are should no all be gua IHz) x (ope	included at exceed ranteed t erating	one o
 0 to 3.0 V, and the ou 2/ These are absolute va 3/ For test purposes, no second. 4/ Tested initially and aff the limits specified in 5/ To calculate I_{CC} at any frequency in MHz). 6/ Transition is measure level on the input and 	atput load on fig alues with resp t more than on ter any design table I. y given operati of at steady sta I the output loa	gure 3, configuration A. ect to device ground and all over e output at a time should be sho or process changes that affect to ng frequency, use 70 mA + I_{cc} (ate high level -500 mV or steady d on figure 3, configuration B.	ershoots due to orted. Short cirr that parameter, AC), where I _{CC} (system or tester cuit test duration and therefore sh AC) = (0.6 mA/M	noise are should no all be gua IHz) x (ope	included at exceed ranteed t erating	one o
 0 to 3.0 V, and the ou 2/ These are absolute va 3/ For test purposes, no second. 4/ Tested initially and aff the limits specified in 5/ To calculate I_{CC} at any frequency in MHz). 6/ Transition is measure level on the input and 7/ Test applies only to rest app	atput load on fig alues with resp t more than on ter any design table I. y given operati d at steady sta the output loa egistered outpu	gure 3, configuration A. ect to device ground and all over e output at a time should be sho or process changes that affect the ng frequency, use 70 mA + I _{cc} (ate high level -500 mV or steady d on figure 3, configuration B. ats.	ershoots due to orted. Short cirr that parameter, AC), where I _{CC} (system or tester cuit test duration and therefore sh AC) = (0.6 mA/M	noise are should no all be gua IHz) x (ope	included at exceed ranteed t erating	one o
 0 to 3.0 V, and the ou 2/ These are absolute va 3/ For test purposes, no second. 4/ Tested initially and aff the limits specified in 5/ To calculate I_{CC} at any frequency in MHz). 6/ Transition is measure level on the input and 7/ Test applies only to rest app	alues with resp alues with resp t more than on ter any design table I. y given operati d at steady sta the output loa egistered outpu STANDARD CIRCUIT DR	gure 3, configuration A. ect to device ground and all over e output at a time should be sho or process changes that affect the ng frequency, use 70 mA + I _{cc} (ate high level -500 mV or steady d on figure 3, configuration B. ats.	ershoots due to orted. Short cir- that parameter, AC), where I _{CC} (state low level	system or tester cuit test duration and therefore sh AC) = (0.6 mA/M	noise are should no all be gua IHz) x (ope output fro	included at exceed ranteed t erating m the 1.5	one o

DSCC FORM 2234 APR 97

T

3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing.

3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Processing options</u>. Since the device is capable of being programmed by either the manufacturer or the user to result in a wide variety of configurations; two processing options are provided for selection in the contract, using an altered item drawing.

3.10.1 <u>Unprogrammed device delivered to the user</u>. All testing shall be verified through group A testing as defined in 3.2.2.1 and table II. It is recommended that users perform subgroups 7 and 9 after programming to verify the specific program configuration.

3.10.2 <u>Manufacturer-programmed device delivered to the user</u>. All testing requirements and quality assurance provisions herein, including the requirements of the altered item drawing, shall be satisfied by the manufacturer prior to delivery.

4. VERIFICATION

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88713
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL A	SHEET 6

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C_{IN} and C_{OUT} measurement) shall be measured only for the initial test and after process or design changes which may affect capacitance. Sample size is fifteen devices with no failures and all input and output terminals tested.
- d. Unprogrammed devices shall be tested for programmability and ac performance compliance to the requirements of Group A, subgroups 9, 10, and 11.
 - (1) A sample shall be selected to satisfy programmability requirements prior to performing subgroups 9, 10, and 11. Twelve devices shall be submitted to programming (see 3.2.2.1). If more than two devices fail to program, the lot shall be rejected. At the manufacturers option, the sample may be increased to 24 total devices with no more than four total device failures allowable.
 - (2) Ten devices from the programmability sample shall be submitted to the requirements of group A, subgroups 9, 10, and 11. If more than two devices fail, the lot shall be rejected. At the manufacturer's option, the sample may be increased to 20 total devices with no more than 4 total device failures allowable.

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $TA = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- c. For quality conformance inspection, the programmability sample (see 4.3.1d) shall be included in subgroup 1 test.
- 4.4 Programming procedures. The programming procedures shall be as specified by the device manufacturer.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88713
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	7

Device types	01,05,09	02,06,10	03,07,11	04,08,12
Case outlines	R, S, X	R, S, X	R, S, X	R, S, X
Terminal number		Termina	ll symbol	
1	I ₀	СР	СР	СР
2	I ₁	lo	I ₀	I ₀
3	l ₂	I ₁	I ₁	I ₁
4	l ₃	l ₂	l ₂	l ₂
5	I ₄	l ₃	l ₃	l ₃
6	l ₅	I ₄	I ₄	I ₄
7	I ₆	I ₅	I ₅	I ₅
8	I ₇	I ₆	I ₆	I ₆
9	1 ₈	I ₇	I ₇	I ₇
10	V _{SS}	V _{SS}	V _{SS}	V _{SS}
11	lg	ŌE	ŌE	ŌE
12	O ₀	O ₀	I/O ₀	I/O ₀
13	I/O ₁	O ₁	O ₁	I/O ₁
14	I/O ₂	O ₂	O ₂	O ₂
15	I/O ₃	O ₃	O ₃	O ₃
16	I/O ₄	O ₄	O ₄	O ₄
17	I/O ₅	O ₅	O ₅	O ₅
18	I/O ₆	O ₆	O ₆	I/O ₆
19	O ₇	O ₇	I/O7	I/O ₇
20	V _{CC}	V _{CC}	V _{CC}	V _{CC}

MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990

STANDARD

/ING	SIZE A		5962-88713
DLUMBUS		REVISION LEVEL	SHEET
3990		A	8

Device	types	01,	05,	and	09

	Inputs									Outputs							
lg	I ₈	I ₇	I ₆	I5	I4	l ₃	l ₂	I ₁	I ₀	07	I/O ₆	I/O ₅	I/O4	I/O ₃	I/O ₂	I/O ₁	O ₀
х	х	х	х	х	х	х	х	х	х	Z	z	Z	Z	Z	Z	Z	z

Device types 02, 06, and 10

	Inputs									Outputs							
СР	ŌE	l7	I ₆	I5	I4	l ₃	I ₂	I ₁	I ₀	07	O ₆	O ₅	O4	O ₃	O ₂	0 ₁	O ₀
х	н	х	х	х	х	х	х	х	х	z	z	z	z	z	z	z	Z
х	L	Х	х	Х	Х	Х	х	Х	х	Н	Н	Н	н	н	Н	Н	Н

Device types 03, 07, and 11

	Inputs									Outputs							
СР	OE	I7	I ₆	I5	I4	I ₃	l ₂	I ₁	I ₀	I/O7	0 ₆	O ₅	O4	O ₃	O ₂	0 ₁	I/O ₀
х	н	х	х	х	х	х	х	х	х	z	z	z	z	z	Z	z	Z
х	L	х	х	х	х	х	х	х	х	z	Н	Н	н	н	н	н	Z


Device types 04, 08, and 12


	Inputs									Outputs							
СР	ŌE	I7	I ₆	I ₅	I4	l ₃	l ₂	I ₁	I ₀	I/O7	I/O ₆	O ₅	O4	O3	O ₂	I/O ₁	I/O ₀
х	н	х	х	х	х	х	х	х	х	z	z	z	z	Z	z	z	z
х	L	х	х	х	х	х	х	х	х	z	z	н	н	н	н	z	z

NOTES:


1. Z = Three state


2. $X = \text{Don't care}$			
FIGURE 2. <u>Truth</u>	tables (unprogran	nmed).	
	SIZE		
STANDARD MICROCIRCUIT DRAWING	A		5962-88713





CIRCUIT B





APR 97

TABLE II. Electrical test requirements.	<u>1/ 2/ 3/ 4</u> /
---	---------------------

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004)	1
Final electrical test parameters (method 5004) for unprogrammed devices	1*, 2, 3, 7*, 8A, 8B
Final electrical test parameters (method 5004) for programmed devices	1*, 2, 3, 7*, 8A, 8B, 9
Group A test requirements (method 5005)	1,2,3,4**,7,8A,8B, 9, 10,11
Groups C and D end-point electrical parameters (method 5005)	2, 3, 7, 8

1/ * indicates PDA applies to subgroups 1 and 7.

2/ Any or all subgroups may be combined when using high-speed testers.

<u>3/</u> ** see 4.3.1c.

4/ Subgroups 7 and 8 shall consist of verifying the data pattern.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-88713
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		A	11

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 06-08-30

Approved sources of supply for SMD 5962-88713 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8871301RA	0C7V7	PALC16L8-40DMB
5962-8871301SA	0C7V7	PALC16L8-40KMB
5962-8871301XA	0C7V7	PALC16L8-40LMB
5962-8871302RA	0C7V7	PALC16R8-40DMB
5962-8871302SA	0C7V7	PALC16R8-40KMB
5962-8871302XA	0C7V7	PALC16R8-40LMB
5962-8871303RA	0C7V7	PALC16R6-40DMB
5962-8871303SA	0C7V7	PALC16R6-40KMB
5962-8871303XA	0C7V7	PALC16R6-40LMB
5962-8871304RA	<u>3</u> /	PALC16R4-40DMB
5962-8871304SA	<u>3</u> /	PALC16R4-40KMB
5962-8871304XA	<u>3</u> /	PALC16R4-40LMB
5962-8871305RA	0C7V7	PALC16L8-30DMB
5962-8871305SA	0C7V7	PALC16L8-30KMB
5962-8871305XA	0C7V7	PALC16L8-30LMB
5962-8871306RA	0C7V7	PALC16R8-30DMB
5962-8871306SA	0C7V7	PALC16R8-30KMB
5962-8871306XA	0C7V7	PALC16R8-30LMB
5962-8871307RA	0C7V7	PALC16R6-30DMB
5962-8871307SA	0C7V7	PALC16R6-30KMB
5962-8871307XA	0C7V7	PALC16R6-30LMB
5962-8871308RA	<u>3</u> /	PALC16R4-30DMB
5962-8871308SA	<u>3</u> /	PALC16R4-30KMB
5962-8871308XA	<u>3</u> /	PALC16R4-30LMB

See footnotes at end of table.

Page 1 of 2

STANDARD MICROCIRCUIT DRAWING BULLETIN – Continued.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8871309RA	0C7V7	PALC16L8-20DMB
5962-8871309SA	0C7V7	PALC16L8-20KMB
5962-8871309XA	0C7V7	PALC16L8-20LMB
5962-8871310RA	0C7V7	PALC16R8-20DMB
5962-8871310SA	0C7V7	PALC16R8-20KMB
5962-8871310XA	0C7V7	PALC16R8-20LMB
5962-8871311RA	0C7V7	PALC16R6-20DMB
5962-8871311SA	0C7V7	PALC16R6-20KMB
5962-8871311XA	0C7V7	PALC16R6-20LMB
5962-8871312RA	<u>3</u> /	PALC16R4-20DMB
5962-8871312SA	<u>3</u> /	PALC16R4-20KMB
5962-8871312XA	<u>3</u> /	PALC16R4-20LMB

- The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the Vendor to determine its availability.
- 2/ Caution: Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source.

Vendor CAGE <u>number</u>

0C7V7

Vendor name and address

QP Semiconductor 2945 Oakmead Village Court Santa Clara, CA 95051

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

Page 2 of 2