

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

## 1. SCOPE

1.1 Scope. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.
1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:

1.2.1 Device type(s). The device type(s) shall identify the circuit function as follows:

| Device type | Generic number | Circuit function | Access time |
| :---: | :---: | :---: | :---: |
| 01, 07 | 22V10 | 22-input, 10-output, EECMOS, architecturally generic, programmable AND-OR array | 30 |
| 02, 08 | 22V10 | 22 -input, 10 -output, EECMOS, architecturally generic, programmable AND-OR array | 20 |
| 03, 09 | 22V10 | 22 -input, 10 -output, EECMOS, architecturally generic, programmable AND-OR array | 15 |
| 04, 10 | 22V10 | 22-input, 10 -output, EECMOS, architecturally generic, programmable AND-OR array | 25 |
| 05, 11 | 22V10 | 22-input, 10 -output, EECMOS, architecturally generic, programmable AND-OR array (higher tCO, lower fCLK2) | 15 |
| 06, 12 | 22V10 | 22-input, 10 -output, EECMOS, architecturally generic, programmable AND-OR array | 10 |
| 13 | 22V10L | 22-input, 10 -output, EECMOS, architecturally generic, programmable AND-OR array | 25 |
| 14 | 22V10L | 22 -input, 10 -output, EECMOS, architecturally generic, programmable AND-OR array | 20 |

1.2.2 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

| Outline letter |  | Descriptive designator |  | Terminals |
| :---: | :--- | :--- | :--- | :--- |
|  |  |  |  | Package style |
| K | GDFP2-F24 or CDFP3-F24 |  | 24 |  |
| Llat pack |  |  |  |  |
| 3 |  | GDIP3-T24 or CDIP4-T24 |  | 24 |
|  |  |  | dual-in-line |  |
|  | CQCC1-N28 | 28 |  | square chip carrier |

1.2.3 Lead finish. The lead finish is as specified in MIL-PRF-38535, appendix A.

### 1.3 Absolute maximum ratings.



## STANDARD MICROCIRCUIT DRAWING <br> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

| SIZE <br> $\mathbf{A}$ |  |  |  |
| :---: | :---: | :---: | :---: |
|  | REVISION LEVEL <br> J | SHEET |  |

### 1.4 Recommended operating conditions

| Supply voltage range ( $\mathrm{V}_{\mathrm{CC}}$ ) | 4.5 V dc to 5.5 V dc |
| :---: | :---: |
| High level input voltage ( $\mathrm{V}_{\text {IH }}$ ) | 2.0 V dc to $\mathrm{V}_{\mathrm{cc}}+1.0 \mathrm{~V}$ dc |
| Low level input voltage ( $\mathrm{V}_{\text {IL }}$ ) | $\mathrm{V}_{\text {ss }}-0.5 \mathrm{~V}$ dc to +0.8 V dc |
| High level output current (lОн) | -2.0 mA maximum |
| Low level output current (loL)-- | 12 mA maximum |
| Case operating temperature range ( $\mathrm{T}_{\mathrm{C}}$ ) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |

## 2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION
DEPARTMENT OF DEFENSE
MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

## STANDARDS

## DEPARTMENT OF DEFENSE

$$
\begin{array}{lll}
\text { MIL-STD-883 } & -\quad \text { Test Method Standard Microcircuits. } \\
\text { MIL-STD-1835 } & \text { Interface Standard Electronic Component Case Outlines. }
\end{array}
$$

## HANDBOOKS

DEPARTMENT OF DEFENSE

## MIL-HDBK-103 - List of Standard Microcircuit Drawings

MIL-HDBK-780 - Standard Microcircuit Drawings.
(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)
2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

## 3. REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.
3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.
3.2.1. Terminal connections. The terminal connections shall be as specified on figure 1.

## STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

| SIZE <br> $\mathbf{A}$ |  |  |  |
| :---: | :---: | :---: | :---: |
|  | REVISION LEVEL <br> J | SHEET |  |

3.2.2 Truth table. The truth table shall be as specified on figure 2.
3.2.2.1 Unprogrammed devices. The truth table for unprogrammed devices shall be as specified on figure 2.
3.2.2.2 Programmed devices. The truth table for programmed devices shall be as specified by an attached altered item drawing.
3.2.3 Case outlines The case outlines shall be in accordance with 1.2.2 herein.
3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
3.5 Marking. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103 (see 6.6 herein). For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.
3.5.1 Certification/compliance mark. A compliance indicator " $C$ " shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.
3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.
3.7 Certificate of conformance. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
3.8 Notification of change. Notification of change to DSCC-VA shall be required in accordance with MIL-PRF-38535, appendix A.
3.9 Verification and review. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

| STANDARD |  |  |  |
| :---: | :---: | :--- | :--- |
| MICROCIRCUIT DRAWING | SIZE |  | 5962-89841 |
| DEFENSE SUPPLY CENTER COLUMBUS <br> COLUMBUS, OHIO 43216-5000 |  | REVISION LEVEL | SHEET |

Table I. Electrical performance characteristics.

| Test | Symbol | Conditions$\begin{gathered} -55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} \\ \text { unless otherwise specified } \end{gathered}$ | Group A subgroups | Device type | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max |  |
| Input leakage current 1/ | ILX | $0.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{CC}}$ | 1, 2, 3 | $\begin{aligned} & 01-06, \\ & 13,14 \\ & \hline \end{aligned}$ | 10 | -150 | $\mu \mathrm{A}$ |
|  |  |  |  | 7-12 | -10 | 10 |  |
| Bidirectional pin leakage current 1/ | $\mathrm{I}_{1 / \mathrm{O} / \mathrm{Q}}$ | $0.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{IO} / \mathrm{Q}} \leq \mathrm{V}_{\mathrm{CC}}$ | 1, 2, 3 | $\begin{aligned} & 01-06, \\ & 13,14 \\ & \hline \end{aligned}$ | 10 | -150 | $\mu \mathrm{A}$ |
|  |  |  |  | 7-12 | -40 | 40 |  |
| Output low voltage | $\mathrm{V}_{\text {OL }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 1, 2, 3 | All |  | 0.5 | V |
| Output high voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IL}} \end{aligned}$ | 1, 2, 3 | All | 2.4 |  | V |
| Input low voltage 2/ | VIL |  | 1, 2, 3 | All |  | 0.8 | V |
| Input high voltage ${ }^{\text {// }}$ | $\mathrm{V}_{\mathrm{IH}}$ |  | 1, 2, 3 | All | 2.0 |  | V |
| Operating power supply current | ICC | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}}=0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=3.0 \mathrm{~V} \\ & \mathrm{f}_{\mathrm{tog}}=15 \mathrm{MHz} \end{aligned}$ | 1, 2, 3 | 01-06 |  | 150 | mA |
|  |  |  |  | 07-12 |  | 130 |  |
|  |  |  |  | 13,14 |  | 70 |  |
| Power supply current standby | I CCSB | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} 0 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{CC}} \\ & \mathrm{f}_{\text {tog }}=0 \mathrm{MHz} \\ & \hline \end{aligned}$ | 1, 2, 3 | 13,14 |  | 15 | mA |
| Output short circuit current $\underline{3} /$ | los | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0.5 \mathrm{~V} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \text { see } 4.3 .1 \mathrm{~d} \end{aligned}$ | 1, 2, 3 | 01-06 | -30 | -135 | mA |
|  |  |  |  | 07-12 | -30 | -90 |  |
| Input capacitance | $\mathrm{C}_{\text {IN }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=2.0 \mathrm{~V} \\ & \mathrm{f}=1.0 \mathrm{MHz}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \\ & \text { See } 4.3 .1 \mathrm{c} \end{aligned}$ | 4 | All |  | 10 | pF |
| Bidirectioanl pin capacitance | $\mathrm{C}_{\text {I/O/Q }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IO} / \mathrm{Q}}=2.0 \mathrm{~V} \\ & \mathrm{f}=1.0 \mathrm{MHz}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \end{aligned}$ See 4.3.1c | 4 | All |  | 10 | pF |
| Functional tests |  | See 4.3.1e | 7, 8A,8B | All |  |  |  |
| Input or feedback to nonregistered output | $\mathrm{t}_{\text {PD }}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$, see figures 3 and 4 <br> 4/ | 9, 10, 11 | 01 |  | 30 | ns |
|  |  |  |  | 02 |  | 20 |  |
|  |  |  |  | 03, 05 |  | 15 |  |
|  |  |  |  | $\begin{aligned} & 08,09, \\ & 11 \end{aligned}$ | 3 | 15 |  |
|  |  |  |  | 04 |  | 25 |  |
|  |  |  |  | 06 |  | 10 |  |
|  |  |  |  | 12 | 3 | 10 |  |
|  |  |  |  | $\begin{aligned} & 07,10, \\ & 13 \end{aligned}$ | 3 | 25 |  |
|  |  |  |  | 14 | 3 | 20 |  |

See footnotes at end of table.

## STANDARD MICROCIRCUIT DRAWING <br> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

| SIZE <br> A |  | $5962-89841$ |  |
| :---: | :---: | :--- | :---: |
|  | REVISION LEVEL <br> $J$ | SHEET |  |

Table I. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions$\begin{gathered} -55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} \\ \text { unless otherwise specified } \\ \hline \end{gathered}$ | Group A subgroups | Device type | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max |  |
| Clock to output delay 5/ | $\mathrm{t}_{\mathrm{CO}}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ see figures 3 and 4 <br> 4/ | 9, 10, 11 | 01,04 |  | 20 | ns |
|  |  |  |  | 02 |  | 15 |  |
|  |  |  |  | $\begin{aligned} & 07,10, \\ & 14 \\ & \hline \end{aligned}$ | 2 | 15 |  |
|  |  |  |  | 03 |  | 8 |  |
|  |  |  |  | $\begin{aligned} & \hline 08,09, \\ & 11 \\ & \hline \end{aligned}$ | 2 | 8 |  |
|  |  |  |  | 05 |  | 12 |  |
|  |  |  |  | 06 |  | 7 |  |
|  |  |  |  | 12 | 2 | 7 |  |
|  |  |  |  | 13 | 2 | 20 |  |
| Input to output enable | $t_{\text {EA }}$ |  | 9, 10, 11 | $\begin{aligned} & \hline 01,04, \\ & 07,10, \\ & 13 \\ & \hline \end{aligned}$ |  | 25 | ns |
|  |  |  |  | 02, 14 |  | 20 |  |
|  |  |  |  | $\begin{aligned} & \text { 03, 05, } \\ & 08,09, \\ & 11 \end{aligned}$ |  | 15 |  |
|  |  |  |  | 06, 12 |  | 10 |  |
| Input to output disable $\underline{\text { 6/ }}$ | $\mathrm{t}_{\mathrm{ER}}$ |  | 9, 10, 11 | $\begin{aligned} & 01,04, \\ & 07,10, \\ & 13, \end{aligned}$ |  | 25 | ns |
|  |  |  |  | 02, 14 |  | 20 |  |
|  |  |  |  | 03, 05,08, 09,11 |  | 15 |  |
|  |  |  |  | 06 |  | 12 |  |
|  |  |  |  | 12 |  | 10 |  |
| Asynchronous register reset 5/ | $\mathrm{t}_{\text {RES }}$ |  | 9, 10, 11 | $\begin{aligned} & \hline 01,04, \\ & 13 \end{aligned}$ |  | 30 | ns |
|  |  |  |  | $\begin{aligned} & 02.07 \\ & 10,14 \\ & \hline \end{aligned}$ |  | 25 |  |
|  |  |  |  | $\begin{aligned} & 03.05, \\ & 08,09 \\ & 11 \end{aligned}$ |  | 20 |  |
|  |  |  |  | 06,12 |  | 12 |  |
| Clock frequency without feedback 5/ 7/$\text { 1/(tpwh } \left.+t_{\text {PwL }}\right)$ | $\mathrm{f}_{\text {CLK1 }}$ |  | 9, 10, 11 | 01 | 0 | 25.0 | MHz |
|  |  |  |  | 02,14, | 0 | 33.3 |  |
|  |  |  |  | 07,10 | 0 | 35.7 |  |
|  |  |  |  | 03, 05 | 0 | 62.5 |  |
|  |  |  |  | $\begin{array}{\|l} \hline 08,09, \\ 11 \\ \hline \end{array}$ | 0 | 83.3 |  |
|  |  |  |  | 04, 13 | 0 | 33.0 |  |
|  |  |  |  | 12 | 0 | 142.0 |  |
|  |  |  |  | 06 | 0 | 166.0 |  |

See footnotes at end of table.

Table I. Electrical performance characteristics - Continued.

| Test | Symbol | $\begin{gathered} \text { Conditions } \\ -55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} \\ \text { unless otherwise specified } \\ \hline \end{gathered}$ | Group A subgroups | Device type | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max |  |
| Clock frequency with feedback 5/ ㄱ/$1 /\left(\mathrm{tco}^{2}+\mathrm{tsu}_{1}\right)$ | $\mathrm{f}_{\text {CLK2 }}$ | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ see figures 3 and 4 <br> 4/ | 9, 10, 11 | 01 | 0.0 | 22.0 | MHz |
|  |  |  |  | 07,10 | 0.0 | 30.3 |  |
|  |  |  |  | 02,14 | 0.0 | 31.2 |  |
|  |  |  |  | $\begin{aligned} & 03,08, \\ & 09,11 \end{aligned}$ | 0.0 | 50.0 |  |
|  |  |  |  | 04,13 | 0.0 | 26.3 |  |
|  |  |  |  | 05 | 0.0 | 42.0 |  |
|  |  |  |  | 06,12 | 0.0 | 76.9 |  |
| Input or feedback setup time before rising clock$\underline{5}$ | tsu1 |  | 9, 10, 11 | 01 | 25 |  | ns |
|  |  |  |  | 02, 14 | 17 |  |  |
|  |  |  |  | 03,05 | 12 |  |  |
|  |  |  |  | $\begin{array}{\|c\|} \hline 08,09 \\ 11 \\ \hline \end{array}$ | 10 |  |  |
|  |  |  |  | $\begin{aligned} & \hline 04,07, \\ & 10,13 \\ & \hline \end{aligned}$ | 18 |  |  |
|  |  |  |  | 06, 12 | 6 |  |  |
| Synchronous Preset setup time | tsu2 |  | 9, 10, 11 | 01 | 25 |  | ns |
|  |  |  |  | 02, 14 | 17 |  |  |
|  |  |  |  | $\begin{aligned} & 08,09, \\ & 11 \\ & \hline \end{aligned}$ | 10 |  |  |
|  |  |  |  | 03, 05 | 12 |  |  |
|  |  |  |  | $\begin{aligned} & \hline 04,07, \\ & 10,13 \\ & \hline \end{aligned}$ | 18 |  |  |
|  |  |  |  | 06, 12 | 7 |  |  |
| Input or feedback hold time <br> after rising clock $\underline{\underline{5} /}$ | $t_{h}$ |  | 9, 10, 11 | All | 0 |  | ns |
| Clock pulse width, high 5/ | $t_{\text {PWH }}$ |  | 9, 10, 11 | 01 | 20 |  | ns |
|  |  |  |  | 02, 14 | 15 |  |  |
|  |  |  |  | 03, 05 | 8 |  |  |
|  |  |  |  | 04, 13 | 15 |  |  |
|  |  |  |  | 07, 10 | 14 |  |  |
|  |  |  |  | $\begin{aligned} & 08,09, \\ & 11 \end{aligned}$ | 6 |  |  |
|  |  |  |  | $\begin{gathered} 06,12 \\ \underline{7} \\ \hline \end{gathered}$ | 3 |  |  |

See footnotes at end of table.

Table I. Electrical performance characteristics - Continued.

| Test | Symbol | Conditions$\begin{gathered} -55^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{C}} \leq+125^{\circ} \mathrm{C} \\ \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V} \\ \text { unless otherwise specified } \\ \hline \end{gathered}$ | Group A subgroups | Device type | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max |  |
| Clock pulse width, low 5/ | tpwL | $\mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ see figures 3 and 4 <br> 4/ | 9, 10, 11 | 01 | 20 |  | ns |
|  |  |  |  | 02, 14 | 15 |  |  |
|  |  |  |  | 03, 05 | 8 |  |  |
|  |  |  |  | 04, 13 | 15 |  |  |
|  |  |  |  | 07, 10 | 14 |  |  |
|  |  |  |  | $\begin{aligned} & 08,09, \\ & 11 \end{aligned}$ | 6 |  |  |
|  |  |  |  | $\begin{gathered} 06,12 \\ \underline{\underline{7}} \\ \hline \end{gathered}$ | 3 |  |  |
| Asynchronous reset pulse width | tpwR |  | 9, 10, 11 | 01 | 30 |  | ns |
|  |  |  |  | 02, 14 | 20 |  |  |
|  |  |  |  | $\begin{aligned} & 03,05, \\ & 08,09 \\ & 11 \end{aligned}$ | 15 |  |  |
|  |  |  |  | $\begin{aligned} & 04,07, \\ & 10,13 \\ & \hline \end{aligned}$ | 25 |  |  |
|  |  |  |  | 06, 12 | 10 |  |  |
| Asynchronous reset to rising clock recovery time | $\mathrm{t}_{\text {REC }}$ |  | 9, 10, 11 | 01 | 30 |  | ns |
|  |  |  |  | 02, 14 | 20 |  |  |
|  |  |  |  | 03, 05 | 15 |  |  |
|  |  |  |  | $\begin{aligned} & \hline 08,09, \\ & 11 \\ & \hline \end{aligned}$ | 12 |  |  |
|  |  |  |  | $\begin{aligned} & \hline 04,07, \\ & 10,13 \\ & \hline \end{aligned}$ | 25 |  |  |
|  |  |  |  | 06, 12 | 6 |  |  |
| Clock pulse width 5/ $\quad$ I/ | tw | See figure 5 | 9, 10, 11 | 01, 07 | 20 |  | ns |
|  |  |  |  | $\begin{aligned} & \hline 04,10, \\ & 13 \\ & \hline \end{aligned}$ | 15 |  |  |
|  |  |  |  | $\begin{aligned} & 02,08, \\ & 14 \end{aligned}$ | 15 |  |  |
|  |  |  |  | $\begin{aligned} & 03,05, \\ & 09,11 \\ & \hline \end{aligned}$ | 8 |  |  |
|  |  |  |  | 06, 12 | 3.5 |  |  |
| Setup time$\underline{5} / \quad \underline{7}$ | ts |  | 9, 10, 11 | 01, 07 | 25 |  | ns |
|  |  |  |  | $\begin{aligned} & 04,10, \\ & 13 \end{aligned}$ | 18 |  |  |
|  |  |  |  | $\begin{aligned} & 02,08, \\ & 14 \\ & \hline \end{aligned}$ | 17 |  |  |
|  |  |  |  | $\begin{aligned} & 03,05, \\ & 09,11 \end{aligned}$ | 12 |  |  |
|  |  |  |  | 06, 12 | 6 |  |  |
| Power up reset time 7/ | tPR |  | 9, 10, 11 | All |  | 1.0 | $\mu \mathrm{s}$ |

See footnotes at end of table.
STANDARD MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

| $\begin{gathered} \text { SIZE } \\ \mathbf{A} \end{gathered}$ |  | 5962-89841 |
| :---: | :---: | :---: |
|  | REVISION LEVEL | SHEET 8 |

1/ The maximum leakage current is due to the internal pull-up resistor on all pins.
2/ These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
3/ Not more than one output at a time should be shorted. Short circuit test duration should not exceed 1 second (see 4.3.1d).

4/ AC tests are performed with input rise and fall times ( 10 percent to 90 percent) of 3.0 ns , timing reference levels of 1.5 V , input pulse levels of 0 V to 3.0 V and the output load of figure 3 . Input pulse levels are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
5/ Test applies only to registered outputs.
6/ Transition is measured at steady-state high level -500 mV or steady-state low level +500 mV on the output from the 1.5 V level on the input.
7/ Tested initially and after any design or process changes that affect that parameter, and therefore shall be guaranteed to the limits specified in table I.

TABLE II. Electrical test requirements.

| MIL-STD-883 test requirements | Subgroups <br> (in accordance with <br> MIL-STD-883, method 5005, <br> table I) |
| :--- | :---: |
| Interim electrical parameters <br> (method 5004) | --- |
| Final electrical test parameters | $1^{*}, 2,3,7^{*}, 8 \mathrm{~A}$, |
| (method 5004) | $8 \mathrm{~B}, 9,10,11$ |
| Group A test requirements | $1,2,3,4^{* *}, 7,8 \mathrm{~A}$, |
| (method 5005) | $8 \mathrm{~B}, 9,10,11$ |
| Groups C and D end-point | $2,3,7,8 \mathrm{~A}, 8 \mathrm{~B}$ |
| Electrical parameters |  |
| (method 5005) |  |

[^0]| STANDARD <br> MICROCIRCUIT DRAWING <br> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000 | $\begin{gathered} \text { SIZE } \\ \mathbf{A} \end{gathered}$ |  | 5962-89841 |
| :---: | :---: | :---: | :---: |
|  |  | REVISION LEVEL | SHEET |


| Device Types | All Devices |  |
| :---: | :---: | :---: |
| Case outlines | K and L | 3 |
| Terminal number | Terminal symbol |  |
| 1 | I/CLK | NC |
| 2 | I | I/CLK |
| 3 | I | I |
| 4 | I | I |
| 5 | I | I |
| 6 | I | I |
| 7 | I | I |
| 8 | I | NC |
| 9 | I | I |
| 10 | I | I |
| 11 | I | I |
| 12 | GND | I |
| 13 | I | 1 |
| 14 | I/O/Q | GND |
| 15 | I/O/Q | NC |
| 16 | I/O/Q | I |
| 17 | I/O/Q | I/O/Q |
| 18 | I/O/Q | I/O/Q |
| 19 | I/O/Q | I/O/Q |
| 20 | I/O/Q | I/O/Q |
| 21 | I/O/Q | I/O/Q |
| 22 | I/O/Q | NC |
| 23 | I/O/Q | I/O/Q |
| 24 | $\mathrm{V}_{\mathrm{Cc}}$ | I/O/Q |
| 25 | --- | I/O/Q |
| 26 | --- | I/O/Q |
| 27 | --- | I/O/Q |
| 28 | --- | $\mathrm{V}_{\mathrm{cc}}$ |

FIGURE 1. Terminal connections.

| STANDARD | SIZE |  |  |
| :---: | :---: | :---: | :---: |
| MICROCIRCUIT DRAWING | A |  | $5962-89841$ |
| DEFENSE SUPPLY CENTER COLUMBUS <br> COLUMBUS, OHIO 43216-5000 |  | REVISION LEVEL |  |
| J |  |  |  | SHEET | 10 |
| :--- |

DSCC FORM 2234
APR 97

| Inputs |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I/CLK | I | I | I | I | I | I | I | 1 | I | I | I |
| X | X | X | X | X | X | X | X | X | X | X | X |


| Outputs |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I/O/Q | I/O/Q | I/O/Q | I/O/Q | I/O/Q | I/O/Q | I/O/Q | I/O/Q | I/O/Q | I/O/Q | I/O/Q | I/O/Q |
| Z | Z | Z | Z | Z | Z | Z | Z | Z | Z | Z | Z |

$\mathrm{X}=$ don't care state
$\mathrm{Z}=$ high impedance state

FIGURE 2. Truth table (unprogrammed).


| Test | $\mathrm{R}_{1}$ | $\mathrm{C}_{\mathrm{L}}$ <br> $($ minimum $)$ |
| :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{PD}}, \mathrm{t}_{\mathrm{CO}}, \mathrm{t}_{\text {RES }}$, <br> $\mathrm{f}_{\mathrm{CLK} 1}, \mathrm{f}_{\mathrm{CLK} 2}$ | $390 \Omega$ | 50 pF |
| $\mathrm{t}_{\mathrm{EA}}$ | Active high $=$ infinity <br> Active low $=390 \Omega$ | 50 pF |
| $\mathrm{t}_{\mathrm{ER}}$ | Active high $=$ infinity <br> Active low $=390 \Omega$ | 5 pF |

NOTES:

1. $\mathrm{CL}=$ load capacitance and includes jig and probe capacitance.
2. A different output load circuit may be utilized, but table I electricals shall be guaranteed with figure 3 output load circuit.

FIGURE 3. Output load circuit.

| STANDARD | SIZE |  |  |
| :---: | :---: | :--- | :---: |
| MICROCIRCUIT DRAWING | A |  | $5962-89841$ |
| DEFENSE SUPPLY CENTER COLUMBUS <br> COLUMBUS, OHIO 43216-5000 |  | REVISION LEVEL |  |
| J |  |  |  | SHEET | 12 |
| :--- |



FIGURE 4. Switching waveforms.

| STANDARD | SIZE |  |  |
| :---: | :---: | :---: | :---: |
| MICROCIRCUIT DRAWING | A |  | $5962-89841$ |
| DEFENSE SUPPLY CENTER COLUMBUS |  | REVISION LEVEL | SHEET |
| COLUMBUS, OHIO 43216-5000 |  | J | 13 |

DSCC FORM 2234
APR 97


Note: The power-up reset feature ensures that all flip-flops will be reset to low after the device has been powered up. The following conditions are required:
a) The $\mathrm{V}_{\mathrm{cc}}$ rise must be monotonic.
b) After reset occurs, all applicable input and feedback setup times must be met before driving the clock pin high.
c) The clock signal must remain stable beginning prior to the occurrence of the $10 \%$ level and continuing until the end of tpr.

FIGURE 5. Power-up Reset waveform.

| STANDARD | SIZE |  |  |
| :---: | :---: | :---: | :---: |
| MICROCIRCUIT DRAWING | A |  | $5962-89841$ |
| DEFENSE SUPPLY CENTER COLUMBUS |  | REVISION LEVEL | SHEET |
| COLUMBUS, OHIO 43216-5000 |  | J | 14 |

## 4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
a. Burn-in test, method 1015 of MIL-STD-883.
(1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
(2) $\mathrm{TA}=+125^{\circ} \mathrm{C}$, minimum.
(3) Devices shall be burned-in containing a pattern that assures all inputs and I/O's are dynamically switched. This pattern must have all cells programmed in a high or low state (not neutralized).
(4) The burn-in pattern shall be read before and after burn-in. Devices having any logic array bits not in the proper state shall constitute a device failure and shall be added as failures for PDA calculation.
b. Interim and final electrical parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
c. An endurance/retention test prior to burn-in (may be performed at wafer level), in accordance with method 1033 of MIL-STD-883, shall be included as part of the screening procedure with the following conditions:
(1) Cycling may be at equipment room ambient temperature and shall cycle all bit locations for a minimim of 100 cycles. After cycling, devices containing bits which fail to verify shall be considered device failures.
(2) The retention pattern must have a minimum of 50 percent of the logic array programmed.
(3) After cycling, perform a high temperature unbiased bake for a minimum of 48 hours at $+150^{\circ} \mathrm{C}$. The bake time may be accelerated by using higher temperature in accordance with the Arrhenius Relationship:

$A_{F}=$ Acceleration factor (unitless quantity) $=t_{1} / t_{2}$.
$\mathrm{T}=$ Temperature in Kelvin (i.e., ${ }^{\circ} \mathrm{C}+273=\mathrm{K}$ ).
$\mathrm{t}_{1}=$ Time (hrs) at temperature $\mathrm{T}_{1}$.
$\mathrm{t}_{2}=$ Time (hrs) at temperature $\mathrm{T}_{2}$.
$\mathrm{K}=$ Boltzmanns constant $=8.62 \times 10^{-5} \mathrm{eV} /{ }^{\circ} \mathrm{K}$ using an apparent activation energy $\left(\mathrm{E}_{\mathrm{A}}\right)$ of 0.6 eV .
The maximum bake temperature shall not exceed $+250^{\circ} \mathrm{C}$.
(4) After cycling and bake, and prior to burn-in, read the data retention pattern. Test using subgroups 1 and 7 (at the manufacturer's option, high temperature equivalent subgroups 2 and 8A or low temperature equivalent subgroups 3 and 8B may be used in lieu of subgroups 1 and 7). Devices having any logic array bits not in the proper state after storage shall constitute device failure.
(5) At the manufacturer's option, the testing specified in 4.2c(4) may be deleted if the devices are put into burn-in with no reprogramming allowed between the start of data retention bake and the end of burn-in. Exercising this option will result in data retention bake failures being caught and included in post burn-in PDA calculations.

## STANDARD MICROCIRCUIT DRAWING <br> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

| SIZE <br> $\mathbf{A}$ |  |  |  |
| :---: | :---: | :---: | :---: |
|  | REVISION LEVEL <br> J | SHEET |  |

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

### 4.3.1 Group A inspection.

a. Tests shall be as specified in table II herein.
b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD- 883 shall be omitted.
c. Subgroup 4 ( $\mathrm{C}_{\mathrm{IN}}$ and $\mathrm{C}_{/ / 0 / Q}$ measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance. Sample size is 15 devices with no failures, and all input and output terminals tested.
d. los measurements in subgroup 1 shall be measured only for the initial test and after process or design changes which may affect los. Sample size is 15 devices with no failures, and all output terminals tested.
e. Subgroups 7 and 8 shall be sufficient to verify the truth table.
4.3.2 Group C inspection. Group C inspection shall be in accordance with table III of method 5005 of MIL-STD-883 and as follows:
a. End-point electrical parameters shall be as specified in table II herein.
b. Steady-state life test conditions, method 1005 of MIL-STD-883.
(1) Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
(2) $\mathrm{TA}=+125^{\circ} \mathrm{C}$, minimum.
(3) Test duration: 1,000 hours except as permitted by method 1005 of MIL-STD-883.
(4) All devices shall be programmed with a pattern that assures all inputs and I/O's are dynamically switched.
c. An extended data retention test shall be added. A new sample shall be selected, and the sample size, accept number and frequency of testing shall be the same as that required for group C inspection. Extended data retention shall also consist of the following:
(1) All devices shall have a minimum of 50 percent of the logic array programmed with a charge on all cells, such that the cell will not be in a neutral state.
(2) Unbiased bake for 1,000 hours (minimum) at $+150^{\circ} \mathrm{C}$ (minimum). The unbiased bake time may be accelerated by using a higher temperature in accordance with the Arrhenius Relationship:

$A F=$ Acceleration factor (unitless quantity) $=t_{1} / t_{2}$.
$\mathrm{T}=$ Temperature in Kelvin (i.e., ${ }^{\circ} \mathrm{C}+273=\mathrm{K}$ ).
$\mathrm{t}_{1}=$ Time (hrs) at temperature $\mathrm{T}_{1}$.
$\mathrm{t}_{2}=$ Time (hrs) at temperature $\mathrm{T}_{2}$.
$\mathrm{K}=$ Boltzmanns constant $=8.62 \times 10-5 \mathrm{eV} /{ }^{\circ} \mathrm{K}$ using an apparent activation energy (EA) of 0.6 eV .

The maximum bake temperature shall not exceed $+200^{\circ} \mathrm{C}$.
(3) Read the pattern after bake and perform end-point electrical tests in accordance with table II herein for group C.

## STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

| SIZE <br> $\mathbf{A}$ |  | $5962-89841$ |  |
| :---: | :---: | :---: | :---: |
|  | REVISION LEVEL <br> J | SHEET |  |

4.3.3 Group D inspection. Group D inspection shall be in accordance with table IV of method 5005 of MIL-STD-883. End-point electrical parameters shall be as specified in table II herein.
4.4 Programming procedures. The programming procedures shall be as specified by the device manufacturer and shall be made available to the user on request.
4.5 Erasing procedures. The erasing procedures shall be as specified by the device manufacturer and shall be made available to the user on request.

## 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.
6. NOTES
6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
6.4 Record of users. Military and industrial users shall inform Defense Supply Center Columbus when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.
6.5 Comments. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0547.
6.6 Approved sources of supply. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

| STANDARD | SIZE |  |  |
| :---: | :---: | :---: | :---: |
| MICROCIRCUIT DRAWING | A |  | 5962-89841 |
| DEFENSE SUPPLY CENTER COLUMBUS <br> COLUMBUS, OHIO 43216-5000 |  | REVISION LEVEL |  |
| J |  |  |  | SHEET | 17 |
| :--- |

DATE: 02-10-10
Approved sources of supply for SMD 5962-89841 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

| Standard microcircuit drawing PIN 1/ | Vendor <br> CAGE <br> number | Vendor <br> similar <br> PIN 2 / |
| :---: | :---: | :---: |
| 5962-8984101LA | $\begin{gathered} \underline{3} / \\ \underline{3} / \\ \underline{3} / \\ 66675 \\ 66675 \\ 0 \mathrm{C} 7 \mathrm{~V} 7 \end{gathered}$ | PALC22V10D-30DMB <br> PALCE22V10-30DMB <br> PALCE22V10H-30E4/BLA <br> GAL22V10C-30LD/883C <br> GAL22V10D-30LD/883C <br> QPC22V10-30/BLA |
| 5962-8984101KA | $\begin{gathered} \underline{3} / \\ \underline{3} / \\ \underline{3} / \\ 0 \mathrm{C} 7 \mathrm{~V} 7 \\ \hline \end{gathered}$ | PALC22V10D-30KMB <br> PALCE22V10-30KMB <br> PALCE22V10H-30E4/BKA <br> QPC22V10-30/BKA |
| 5962-89841013A | $\begin{gathered} \underline{3} / \\ \underline{3} / \\ \underline{3} / \\ 0 \mathrm{C} 7 \mathrm{~V} 7 \end{gathered}$ | PALC22V10D-30LMB <br> PALCE22V10-30LMB <br> PALCE22V10H-30E4/B3A <br> QPC22V10-30/B3A |
| 5962-8984102LA | $\begin{gathered} 65786 \\ 65786 \\ \underline{3} / \\ 66675 \\ 66675 \\ 0 C 7 V 7 \end{gathered}$ | PALC22V10D-20DMB <br> PALCE22V10-20DMB <br> PALCE22V10H-20E4/BLA <br> GAL22V10C-20LD/883C <br> GAL22V10D-20LD/883C <br> QPC22V10-20/BLA |
| 5962-8984102KA | $\begin{gathered} 65786 \\ 65786 \\ \underline{3} / \\ \hline \end{gathered}$ | PALC22V10D-20KMB <br> PALCE22V10-20KMB <br> PALCE22V10H-20E4/BKA |
| 5962-89841023A | $\begin{gathered} 66675 \\ 66675 \\ \underline{3} / \\ \underline{3} / \\ \underline{3} / \\ 0 \mathrm{C} 7 \mathrm{~V} 7 \\ \hline \end{gathered}$ | GAL22V10C-20LR/883C GAL22V10D-20LR/883C <br> PALC22V10D-20LMB <br> PALCE22V10-20LMB <br> PALCE22V10H-20E4/B3A QPC22V10-20/B3A |
| 5962-8984103LA | $\begin{aligned} & 66675 \\ & 66675 \\ & 65786 \\ & 65786 \\ & \text { 1FN41 } \end{aligned}$ | GAL22V10C-15LD/883C GAL22V10D-15LD/883C PALC22V10D-15DMB PALCE22V10-15DMB ATF22V10B-15GM/883 |
| 5962-8984103LC | 6S055 | DPA22V10-15LC |
| 5962-8984103KA | $\begin{array}{r} \underline{3} / \\ \underline{3} / \\ 0 \mathrm{C} 7 \mathrm{~V} 7 \\ \hline \end{array}$ | PALC22V10D-15KMB PALCE22V10-15KMB QPC22V10-15/BKA |

See footnote at end of table.

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

| Standard microcircuit drawing PIN 1/ | Vendor CAGE number | Vendor similar PIN 2 |
| :---: | :---: | :---: |
| 5962-89841033A | 66675 <br> 66675 <br> 65786 <br> 65786 <br> 1FN41 | GAL22V10C-15LR/883C GAL22V10D-15LR/883C PALC22V10D-15LMB PALCE22V10-15LMB ATF22V10B-15NM/883 |
| 5962-8984104LA | $\begin{gathered} \underline{3} / \\ \underline{3} / \\ \underline{3} / \\ 66675 \\ 66675 \\ \underline{3} / \\ 0 \mathrm{C} 7 \mathrm{~V} 7 \\ \hline \end{gathered}$ | PALC22V10D-25DMB <br> PALCE22V10-25DMB <br> ATF22V10B-25GM/883 <br> GAL22V10C-25LD/883C <br> GAL22V10D-25LD/883C <br> PALCE22V10H-25E4/BLA <br> QPC22V10-25/BLA |
| 5962-8984104KA | $\begin{gathered} \underline{3} / \\ \underline{3} / \\ \underline{3} / \\ 0 \mathrm{C} 7 \mathrm{~V} 7 \\ \hline \end{gathered}$ | PALC22V10D-25KMB <br> PALCE22V10-25KMB <br> PALCE22V10H-25E4/BKA <br> QPC22V10-25/BKA |
| 5962-89841043A | $\begin{gathered} 65786 \\ 65786 \\ \underline{3} / \\ \underline{3} / \\ \hline \end{gathered}$ | PALC22V10D-25LMB <br> PALCE22V10-25LMB <br> ATF22V10B-25NM/883 <br> PALCE22V10H-25E4/B3A |
| 5962-8984105LA | 65786 <br> 65786 <br> 1FN41 <br> 3/ <br> 0C7V7 | PALC22V10D-15DMB <br> PALCE22V10-15DMB <br> ATF22V10B-15GM/883 <br> PALCE22V10H-15E4/BLA QPC22V10-15/BLA |
| 5962-8984105KA | $\begin{gathered} \underline{3} / \\ \underline{3} / \\ \underline{3} / \\ 0 \mathrm{C} 7 \mathrm{~V} 7 \\ \hline \end{gathered}$ | PALC22V10D-15KMB PALCE22V10-15KMB PALCE22V10H-15E4/BKA QPC22V10-15/BKA |
| 5962-89841053A | $\begin{gathered} \underline{3} / \\ \underline{3} / \\ \text { 1FN41 } \\ \underline{\underline{3} /} \\ \hline \end{gathered}$ | PALC22V10D-15LMB <br> PALCE22V10-15LMB <br> ATF22V10B-15NM/883 <br> PALCE22V10H-15E4/B3A |
| 5962-8984106LA | 65786 65786 66675 66675 1FN41 | PALC22V10D-10DMB PALCE22V10-10DMB GAL22V10C-10LD/883C GAL22V10D-10LD/883C ATF22V10B-10GM/883 |
| 5962-8984106KA | $\begin{aligned} & 65786 \\ & 65786 \\ & \hline \end{aligned}$ | PALC22V10D-10KMB PALCE22V10-10KMB |
| 5962-89841063A | 65786 <br> 65786 <br> 66675 <br> 66675 <br> 1FN41 | PALC22V10D-10LMB PALCE22V10-10LMB GAL22V10C-10LR/883C GAL22V10D-10LR/883C ATF22V10B-10NM/883 |

See footnote at end of table.

| Standard microcircuit drawing PIN 1/ | Vendor CAGE number | Vendor similar PIN $2 /$ |
| :---: | :---: | :---: |
| 5962-8984107LA | $\underline{3} /$ $\underline{3} /$ 0 C 7 V 7 | PALC22V10D-30DMB PALCE22V10-30DMB QPC22V10-30/BLA |
| 5962-8984107KA | $\underline{3} /$ $\underline{3} /$ 0 C 7 V 7 | PALC22V10D-30KMB PALCE22V10-30KMB QPC22V10-30/BKA |
| 5962-89841073A | $\begin{gathered} \underline{3} / \\ \underline{3} / \\ 0 \mathrm{C} 7 \mathrm{~V} 7 \end{gathered}$ | PALC22V10D-30LMB <br> PALCE22V10-30LMB <br> QPC22V10-30/B3A |
| 5962-8984108LA | 65786 <br> 65786 <br> 0C7V7 | PALC22V10D-20DMB PALCE22V10-20DMB QPC22V10-20/BLA |
| 5962-8984108KA |  | PALC22V10D-20KMB PALCE22V10-20KMB QPC22V10-20/BKA |
| 5962-89841083A | $\begin{aligned} & 65786 \\ & 65786 \\ & 0 \mathrm{C} 7 \mathrm{~V} 7 \\ & \hline \end{aligned}$ | PALC22V10D-20LMB PALCE22V10-20LMB QPC22V10-20/B3A |
| 5962-8984109LA | $\underline{3} /$ $\underline{3} /$ 0 C 7 V 7 | PALC22V10D-15DMB PALCE22V10-15DMB QPC22V10-15/BLA |
| 5962-8984109KA | $\underline{3} /$ $\underline{3} /$ 0 C 7 V 7 | PALC22V10D-15KMB PALCE22V10-15KMB QPC22V10-15/BKA |
| 5962-89841093A | $\begin{gathered} \underline{3} / \\ \underline{3} / \\ 0 \mathrm{C} 7 \mathrm{~V} 7 \end{gathered}$ | PALC22V10D-15LMB PALCE22V10-15LMB QPC22V10-15/B3A |
| 5962-8984110LA |  | PALC22V10D-25DMB PALCE22V10-25DMB QPC22V10-25/BLA |
| 5962-8984110KA | 65786 <br> 65786 <br> 0C7V7 | PALC22V10D-25KMB PALCE22V10-25KMB QPC22V10-25/BKA |
| 5962-89841103A | 65786 <br> 65786 <br> 0C7V7 | PALC22V10D-25LMB PALCE22V10-25LMB QPC22V10-25/B3A |
| 5962-8984111LA | $\begin{gathered} \underline{3} / \\ \underline{3} / \\ 0 \mathrm{C} 7 \mathrm{~V} 7 \end{gathered}$ | PALC22V10D-15DMB PALCE22V10-15DMB QPC22V10-15/BLA |
| 5962-8984111KA | $\underline{3} /$ $\underline{3} /$ $0 C 7 V 7$ | PALC22V10D-15KMB PALCE22V10-15KMB QPC22V10-15/BKA |

See footnote at end of table.

| $\begin{array}{c}\text { Standard } \\ \text { microcircuit drawing } \\ \text { PIN 1/ }\end{array}$ | $\begin{array}{c}\text { Vendor } \\ \text { CAGE } \\ \text { number }\end{array}$ | $\begin{array}{c}\text { Vendor } \\ \text { similar } \\ \text { PIN 2// }\end{array}$ |
| :---: | :---: | :--- |
| $5962-89841113 \mathrm{~A}$ | $\underline{3} /$ |  |
| $\underline{3} /$ |  |  |
| 0 C7V7 |  |  |\(\left.\quad \begin{array}{l}PALC22V10D-15LMB <br>

PALCE22V10-15LMB <br>
QPC22V10-15/B3A\end{array}\right]\)

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.
2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
3/ No longer available from an approved source of supply.

| Vendor CAGE number | Vendor name and address |
| :---: | :---: |
| 66675 | Lattice Semiconductor Corporation 5555 NE Moore Court Hillsboro, OR 97124-6421 |
| 65786 | Cypress Semiconductor Corporation 3901 North First Street San Jose, CA 95134 |
| 1FN41 | Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 |
| 6S055 | DPA Laboratories 2251 Ward Ave. <br> Simi Valley, CA 93065 |
| 0C7V7 | QP Laboratories 3605 Kifer Road Santa Clara, CA 95051 |

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.


[^0]:    * PDA applies to subgroups 1 and 7
    ** See 4.3.1c

