

# STK12C68-M CMOS nvSRAM 8K x 8 AutoStore™ Nonvolatile Static RAM MIL-STD-883 / SMD # 5962-94599


#### **FEATURES**

- 40, 45 and 55ns Access Times
- 15 mA I<sub>CC</sub> at 200ns Access Speed
- Automatic STORE to EEPROM on Power Down
- Hardware or Software initiated STORE to EEPROM
- Automatic STORE Timing
- 100,000 STORE cycles to EEPROM
- 10 year data retention in EEPROM
- Automatic RECALL on Power Up
- Software initiated RECALL from EEPROM
- Unlimited RECALL cycles from EEPROM
- Single 5V±10% Operation
- · Available in multiple standard packages

#### DESCRIPTION

The Simtek STK12C68-M is a fast static RAM (40, 45 and 55ns), with a nonvolatile EEPROM element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resides in EEPROM. Data transfers from the SRAM to the EEPROM (the *STORE* operation) take place automatically upon power down using charge stored in an external 100  $\mu$ F capacitor. Transfers from the EEPROM to the SRAM (the *RECALL* operation) take place automatically on power up. Software sequences may also be used to initiate both *STORE* and *RECALL* operations. A *STORE* can also be initiated via a single pin.

The STK12C68-M is available in the following packages: a 28-pin 300 mil ceramic DIP and 28-pad LCC.



#### **ABSOLUTE MAXIMUM RATINGS<sup>a</sup>**

Voltage on typical input relative to V <sub>SS</sub> 0.6	V to 7.0V
Voltage on $DQ_{0-7}$ and $\overline{G}$	<sub>CC</sub> +0.5V)
Temperature under bias55°C	to 125°C
Storage temperature65°C	to 150°C
Power dissipation.	1W
DC output current	15mA

(One output at a time, one second duration)

#### Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **DC CHARACTERISTICS**

## $(V_{CC} = 5.0V \pm 10\%)^{d}$

SYMBOL	PARAMETER	MIN	MAX	UNITS	NOTES
I <sub>CC1</sub> b	Average V <sub>CC</sub> Current		85	mA	t <sub>AVAV</sub> = 40ns
			80	mA	t <sub>AVAV</sub> = 45ns
			75	mA	t <sub>AVAV</sub> = 55ns
I <sub>CC2</sub>	Average V <sub>CC</sub> Current During STORE		8	mA	All inputs $\leq 0.2 V$ or $\geq (V_{CC} - 0.2 V)$
lcc <sub>3</sub> b	Average V <sub>CC</sub> Current		15	mA	$\overline{E} \le 0.2V, \overline{W} \ge (V_{CC} - 0.2V)$
5	at t <sub>AVAV</sub> = 200ns				others $\leq 0.2 V$ or $\geq (V_{CC} - 0.2 V)$
I <sub>CC4</sub>	Average VCC current during AutoStore™ cycle		4	mA	All inputs $\leq 0.2V$ or $\geq (V_{CC} - 0.2V)$
-					
I <sub>SB1</sub> <sup>C</sup>	Average V <sub>CC</sub> Current		35	mA	t <sub>AVAV</sub> = 40ns
	(Standby, Cycling TTL Input Levels)		32	mA	t <sub>AVAV</sub> = 45ns
			28	mA	t <sub>AVAV</sub> = 55ns
					$\overline{E} \ge V_{IH}$ ; all others cycling
I <sub>CC2</sub> <sup>b</sup>	Average V <sub>CC</sub> Current		4	mA	$\overline{E} \ge (V_{CC} - 0.2V)$
2	(Standby, Stable CMOS Input Levels)				
I <sub>ILK</sub>	Input Leakage Current (Any Input)		±1	μA	V <sub>CC</sub> = max
					$V_{IN} = V_{SS}$ to $V_{CC}$
I <sub>OLK</sub>	Off State Output Leakage Current		±5	μΑ	V <sub>CC</sub> = max
					$V_{OUT} = V_{SS}$ to $V_{CC}$
V <sub>IH</sub>	Input Logic "1" Voltage	2.2	V <sub>CC</sub> +.5	V	All Inputs
V <sub>IL</sub>	Input Logic "0" Voltage	V <sub>SS</sub> 5	0.8	V	All Inputs
V <sub>OH</sub>	Output Logic "1" Voltage	2.4		V	I <sub>OUT</sub> = -4mA except HSB
V <sub>OL</sub>	Output Logic "0" Voltage		0.4	V	I <sub>OUT</sub> = 8mA except HSB
T <sub>A</sub>	Operating Temperature	-55	125	°C	

Note b:  $I_{CC_1}$  and  $I_{CC_3}$  are dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded. Note c: Bringing  $\overline{E} \ge V_{IH}$  will not produce standby current levels until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.

Note d: V<sub>CC</sub> reference levels throughout this datasheet refer to V<sub>CCX</sub> if that is where the power supply connection is made, or V<sub>CAP</sub> if V<sub>CCX</sub> is connected to ground.

### **AC TEST CONDITIONS**

'

## **CAPACITANCE** (T<sub>A</sub>=25°C, f=1.0MHz)

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
C <sub>IN</sub>	Input Capacitance	8	pF	$\Delta V = 0$ to 3V
C <sub>OUT</sub>	Output Capacitance	7	pF	$\Delta V = 0$ to 3V




Figure 1: AC Output Loading

## **SRAM MEMORY OPERATION**

#### READ CYCLES #1 & #2

## $(V_{CC} = 5.0V \pm 10\%)^{d}$

	SYMBOL	SYMBOLS		STK12C68-40M		STK12C68-45M		STK12C68-55M		
NO.	#1, #2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
1	t <sub>ELQV</sub>	t <sub>ACS</sub>	Chip Enable Access Time		40		45		55	ns
2	t <sub>AVAV</sub>	t <sub>RC</sub>	Read Cycle Time	40		45		55		ns
3	t <sub>AVQV</sub> g	t <sub>AA</sub>	Address Access Time		40		45		55	ns
4	t <sub>GLQV</sub>	t <sub>OE</sub>	Output Enable to Data Valid		20		25		35	ns
5	t <sub>AXQX</sub>	t <sub>OH</sub>	Output Hold After Address Change	5		5		5		ns
6	t <sub>ELQX</sub>	t <sub>LZ</sub>	Chip Enable to Output Active	5		5		5		ns
7	t <sub>EHQZ</sub> h	t <sub>HZ</sub>	Chip Disable to Output Inactive		17		20		25	ns
8	t <sub>GLQX</sub>	t <sub>OLZ</sub>	Output Enable to Output Active	0		0		0		ns
9	t <sub>GHQZ</sub> h	t <sub>OHZ</sub>	Output Disable to Output Inactive		17		20		25	ns
10	t <sub>ELICCH</sub> e	t <sub>PA</sub>	Chip Enable to Power Active	0		0		0		ns
11	t <sub>EHICCL</sub> c,e	t <sub>PS</sub>	Chip Disable to Power Standby		35		45		55	ns

Note c: Bringing  $\overline{E} \ge V_{IH}$  will not produce standby currents until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.


Note e: Parameter guaranteed but not tested.

Note f: For READ CYCLE #1 and #2,  $\overline{W}$  is high for entire cycle.


Note g: Device is continuously selected with  $\overline{\mathsf{E}}$  low and  $\overline{\mathsf{G}}$  low.

Note h: Measured  $\pm$  200mV from steady state output voltage.

## READ CYCLE #1 <sup>f,g</sup>







#### STK12C68-M

### WRITE CYCLES #1 & #2

## $(\mathsf{V}_{\textbf{CC}}=5.0\mathsf{V}\pm10\%)^{d}$


	SYMBOLS				STK12C68-40M		STK120	68-45M	STK12C68-55M		
NO.	#1	#2	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
12	t <sub>AVAV</sub>	t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	35		45		55		ns
13	t <sub>WLWH</sub>	t <sub>WLEH</sub>	t <sub>WP</sub>	Write Pulse Width	30		35		45		ns
14	t <sub>ELWH</sub>	t <sub>ELEH</sub>	t <sub>CW</sub>	Chip Enable to End of Write	30		35		45		ns
15	t <sub>DVWH</sub>	t <sub>DVEH</sub>	t <sub>DW</sub>	Data Set-up to End of Write	18		20		25		ns
16	t <sub>WHDX</sub>	t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold After End of Write	0		0		0		ns
17	t <sub>AVWH</sub>	t <sub>AVEH</sub>	t <sub>AW</sub>	Address Set-up to End of Write	30		35		45		ns
18	t <sub>AVWL</sub>	t <sub>AVEL</sub>	t <sub>AS</sub>	Address Set-up to Start of Write	0		0		0		ns
19	t <sub>WHAX</sub>	t <sub>EHAX</sub>	t <sub>WR</sub>	Address Hold After End of Write	0		0		0		ns
20	t <sub>WLQZ</sub> h,j		t <sub>WZ</sub>	Write Enable to Output Disable		17		20		25	ns
21	t <sub>WHQX</sub>		t <sub>OW</sub>	Output Active After End of Write	5		5		5		ns

Note h: Measured  $\pm 200 \text{mV}$  from steady state output voltage.


Note i:  $\overline{E}$  or  $\overline{W}$  must be  $\ge V_{IH}$  during address transitions.

Note j: If  $\overline{W}$  is low when  $\overline{E}$  goes low, the outputs remain in the high impedance state.

## WRITE CYCLE #1: W CONTROLLED i



## WRITE CYCLE #2: E CONTROLLED <sup>i</sup>



IODE S	SELECT	ION					
Ē	w	HSB	A <sub>12</sub> - A <sub>0</sub> (hex)	MODE	I/O	POWER	NOTES
Н	Х	Н	Х	Not Selected	Output High Z	Standby	
L	н	Н	Х	Read SRAM	Output Data	Active	I
L	L	н	Х	Write SRAM	Input Data	Active	
L	Н	Н	0000	Read SRAM	Output Data	Active	k,l
			1555	Read SRAM	Output Data		k,l
			0AAA	Read SRAM	Output Data		k,l
			1FFF	Read SRAM	Output Data		k,l
			10F0	Read SRAM	Output Data		k,l
			0F0F	Nonvolatile STORE	Output High Z		k
L	Н	Н	0000	Read SRAM	Output Data	Active	k,l
			1555	Read SRAM	Output Data		k,l
			0AAA	Read SRAM	Output Data		k,l
			1FFF	Read SRAM	Output Data		k,l
			10F0	Read SRAM	Output Data		k,l
			0F0E	Nonvolatile RECALL	Output High Z		k
Х	Х	L	Х	STORE/Inhibit	Output High Z	I <sub>CC2</sub> /Standby	m

Note k: The six consecutive addresses must be in order listed - (0000, 1555, 0AAA, 1FFF, 10F0, 0F0F) for a STORE cycle or (0000, 1555, 0AAA, 1FFF, 10F0, 0F0E) for a RECALL cycle. W must be high during all six consecutive cycles. See STORE cycle and RECALL cycle tables and diagrams for further details. Note I: I/O state assumes that  $\overline{G} \leq V_{IL}$ . Activation of nonvolatile cycles does not depend on the state of  $\overline{G}$ .

Note m: HSB initiated STORE operation actually occurs only if a WRITE has been done since last STORE operation. After the STORE (if any) completes, the part will go into standby mode inhibiting all operation until HSB rises.


#### HARDWARE STORE /RECALL

NO.	SYMBOLS		PARAMETER	MIN	МАХ	UNITS	NOTES
22	t <sub>RECALL</sub>		RECALL Cycle Duration		20	μs	Note o
23	t <sub>STORE</sub>	t <sub>HLHH</sub>	STORE Cycle Duration		10	ms	$V_{CC} \ge 4.5V$
24	t <sub>DELAY</sub>	t <sub>HLQZ</sub>	HSB Low to Inhibit On	1		μs	
25	t <sub>RECOVER</sub>	t <sub>HHQX</sub>	HSB High to Inhibit Off		300	ns	Note e
26	t <sub>ASSERT</sub>	t <sub>HLHX</sub>	External STORE Pulse Width	250		ns	Note e
	V <sub>SWITCH</sub>		Low Voltage Trigger Level	4.0	4.5	V	
	IHSB_OL		HSB Output Low Current	3		mA	$\overline{\text{HSB}} = \text{V}_{OL}$ , Note e, n
	I <sub>HSB_OH</sub>		HSB Output High Current	5	60	μΑ	$\overline{\text{HSB}} = V_{\text{IL}}$ , Note e, n

Note e:

These parameters guaranteed but not tested. HSB is an I/O that has a weak internal pullup; it is basically an open drain output. It is meant to allow up to 32 STK12C68-Ms to be ganged together for Note n: simultaneous storing. Do not use HSB to pullup any external circuitry other than other STK12C68-M HSB pins.

Note o: A RECALL cycle is initiated automatically at power up when V<sub>CC</sub> exceeds V<sub>SWITCH</sub>. t<sub>RECALL</sub> is measured from the point at which V<sub>CC</sub> exceeds 4.5V.



#### HARDWARE STORE/RECALL

### SOFTWARE STORE/RECALL CYCLE

 $(V_{CC} = 5.0V \pm 10\%)^{d}$ 

	SYMBO	S		STK120	68-40M	STK120	68-45M	STK120	C68-55M	
NO.	Std.	Alt.	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
28	t <sub>AVAV</sub>	t <sub>RC</sub>	STORE/RECALL Initiation Cycle Time	35		45		55		ns
29	t <sub>ELQZ</sub> P		Chip Enable to Output Inactive		85		85		85	ns
30	t <sub>AVELN</sub>	t <sub>AE</sub>	Address Set-up to Chip Enable	0		0		0		ns
31	t <sub>ELEHN</sub> q,r	ELEHN <sup>q,r</sup> t <sub>EP</sub> Chip Enable Pulse Width		25		35		45		ns
32	t <sub>EHAXN</sub>	t <sub>EA</sub>	Chip Disable to Address Change	0		0		0		ns

Note p: Once the software STORE or RECALL cycle is initiated, it completes automatically, ignoring all inputs.

Note q: Noise on the Ē pin may trigger multiple read cycles from the same address and abort the address sequence.


Note r: If the Chip Enable Pulse Width is less than t<sub>ELQV</sub> (see READ CYCLE #2) but greater than or equal to t<sub>ELEHN</sub>, then the data may not be valid at the end of the low pulse, however the STORE or RECALL will still be initiated.

Note s: W must be HIGH when E is LOW during the address sequence in order to initiate a nonvolatile cycle. G may be either HIGH or LOW throughout.

Addresses #1 through #6 are found in the MODE SELECTION table. Address #6 determines whether the STK12C68-M performs a STORE or RECALL.

Note t:  $\overline{E}$  must be used to clock in the address sequence for the Software *STORE* and *RECALL* cycles.

#### SOFTWARE STORE/RECALL CYCLE q,r,t



#### **DEVICE OPERATION**

The STK12C68-M has two separate modes of operation: SRAM mode and nonvolatile mode. In SRAM mode, the memory operates as a standard fast static RAM. In nonvolatile mode, data is transferred from SRAM to EEPROM (the *STORE* operation) or from EEPROM to SRAM (the *RECALL* operation). In this mode SRAM functions are disabled.

STORE cycles may be initiated under user control via a software sequence or  $\overline{\text{HSB}}$  assertion and are also automatically initiated when the power supply voltage level of the chip falls below V<sub>SWITCH</sub>. *RECALL* operations are automatically initiated upon power-up and whenever the power supply voltage level rises above V<sub>SWITCH</sub>. *RECALL* cycles may also be initiated by a software sequence.

#### SRAM READ

The STK12C68-M performs a READ cycle whenever  $\bar{E}$  and  $\bar{G}$  are LOW and  $\bar{HSB}$  and  $\overline{W}$  are HIGH. The address specified on pins  $A_{0-12}$  determines which of the 8192 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of  $t_{AVQV}$ . If the READ is initiated by  $\bar{E}$  or  $\bar{G}$ , the outputs will be valid at  $t_{ELQV}$  or at  $t_{GLQV}$ , whichever is later. The data outputs will repeatedly respond to address changes within the  $t_{AVQV}$  access time without the need for transitions on any control input pins, and will remain valid until another address change or until  $\bar{E}$  or  $\bar{G}$  is brought HIGH or  $\overline{W}$  or  $\overline{HSB}$  is brought LOW.

#### **SRAM WRITE**

A write cycle is performed whenever  $\overline{E}$  and  $\overline{W}$  are LOW and  $\overline{HSB}$  is high. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{E}$  or  $\overline{W}$  go HIGH at the end of the cycle. The data on pins  $DQ_{0-7}$  will be written into the memory if it is valid t<sub>DVWH</sub> before the end of a  $\overline{W}$  controlled WRITE or t<sub>DVEH</sub> before the end of an  $\overline{E}$  controlled WRITE.

It is recommended that  $\overline{G}$  be kept HIGH during the entire WRITE cycle to avoid data bus contention on the common I/O lines. If  $\overline{G}$  is left LOW, internal circuitry will turn off the output buffers  $t_{WI \ OZ}$  after  $\overline{W}$  goes LOW.

#### SOFTWARE STORE

The STK12C68-M software STORE cycle is initiated by executing sequential READ cycles from six specific

address locations. By relying on READ cycles only, the STK12C68-M implements nonvolatile operation while remaining compatible with standard 8Kx8 SRAMs. During the *STORE* cycle, an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. The program operation copies the SRAM data into the nonvolatile elements. Once a *STORE* cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of addresses is used for *STORE* initiation, it is critical that no other read or write accesses intervene in the sequence or the sequence will be aborted.

To initiate the *STORE* cycle the following READ sequence must be performed:

1.	Read address	0000 (hex)	Valid READ
2.	Read address	1555 (hex)	Valid READ
3.	Read address	0AAA (hex)	Valid READ
4.	Read address	1FFF (hex)	Valid READ
5.	Read address	10F0 (hex)	Valid READ
6.	Read address	0F0F (hex)	Initiate STORE Cycle

Once the sixth address in the sequence has been entered, the *STORE* cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that  $\overline{G}$  be LOW for the sequence to be valid. After the t<sub>STORE</sub> cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

#### SOFTWARE RECALL

A *RECALL* cycle of the EEPROM data into the SRAM is initiated with a sequence of READ operations in a manner similar to the *STORE* initiation. To initiate the *RECALL* cycle the following sequence of READ operations must be performed:

1.	Read address	0000(hex)	Valid READ
2.	Read address	1555 (hex)	Valid READ
3.	Read address	0AAA (hex)	Valid READ
4.	Read address	1FFF (hex)	Valid READ
5.	Read address	10F0 (hex)	Valid READ
6.	Read address	0F0E (hex)	Initiate RECALL Cycle

Internally, *RECALL* is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells. The *RECALL* operation in no way alters the data in the

EEPROM cells. The nonvolatile data can be recalled an unlimited number of times.

#### AUTOMATIC RECALL

During power up, or after any low power condition  $(V_{CAP} < V_{SWITCH})$ , when  $V_{CAP}$  exceeds the sense voltage of  $V_{SWITCH}$ , a *RECALL* cycle will automatically be initiated. After the initiation of this automatic *RE-CALL*, if  $V_{CAP}$  falls below  $V_{SWITCH}$ , then another *RE-CALL* operation will be performed whenever  $V_{CAP}$  again rises above  $V_{SWITCH}$ .

If the STK12C68-M is in a WRITE state at the end of power-up *RECALL*, the SRAM data will be corrupted. To help avoid this situation, a 10K Ohm resistor should be connected between  $\overline{W}$  and system V<sub>CC</sub>.

#### HARDWARE PROTECT

The STK12C68-M offers hardware protection against inadvertent *STORE* operation during low voltage conditions. When  $V_{CAP} < V_{SWITCH}$ , all externally initiated *STORE* operations will be inhibited.

#### **HSB OPERATION**

The Hardware Store Busy pin ( $\overline{\text{HSB}}$ ) is an open drain circuit acting as both input and output to perform two different functions. When driven low by the internal chip circuitry it indicates that a *STORE* operation (initiated via any means) is in progress within the chip. When driven low by external circuitry for longer than  $t_{\text{ASSERT}}$ , the chip will conditionally initiate a *STORE* operation after  $t_{\text{DELAY}}$ .

READ and WRITE operations that are in progress when  $\overline{\text{HSB}}$  is driven low (either by internal or external circuitry) will be allowed to complete before the *STORE* operation is performed, in the following manner. After  $\overline{\text{HSB}}$  goes low, the part will continue normal SRAM operations for t<sub>DELAY</sub>. During t<sub>DELAY</sub>, a transition on any address or control signal will terminate SRAM operation and cause the *STORE* to commence. Note that if an SRAM write is attempted after  $\overline{\text{HSB}}$  has been forced low, the write will not occur and the *STORE* operation will begin immediately.

Hardware-Store-Busy ( $\overline{HSB}$ ) is a high speed, low drive capability bi-directional control line. In order to allow a bank of STK12C68-Ms to perform synchronized *STORE* functions, the  $\overline{HSB}$  pin from a number of chips may be connected together. Each chip contains a small internal current source to pull HSB HIGH when it is not being driven low. To decrease the sensitivity of this signal to noise generated on the PC board, it may optionally be pulled to  $V_{CCX}$  via an external resistor with a value such that the combined load of the resistor and all parallel chip connections does not exceed  $I_{\ensuremath{\mathsf{HSB}}\-OL}$  at  $V_{OL}$ . Do not connect this or any other pull-up to the  $V_{CAP}$  node.

If HSB is to be connected to external circuits other than other STK12C68-Ms, an external pull-up resistor should be used.

During any *STORE* operation, regardless of how it was initiated, the STK12C68-M will continue to drive the HSB pin low, releasing it only when the *STORE* is complete. Upon completion of a *STORE* operation, the part will be disabled until HSB actually goes HIGH.

#### AUTOMATIC STORE OPERATION

During normal operation, the STK12C68-M will draw current from V<sub>CCX</sub> to charge up a capacitor connected to the V<sub>CAP</sub> pin. This stored charge will be used by the chip to perform a single *STORE* operation. After power up, when the voltage on the V<sub>CAP</sub> pin drops below V<sub>SWITCH</sub>, the part will automatically disconnect the V<sub>CAP</sub> pin from V<sub>CCX</sub> and initiate a *STORE* operation.

*Figure 1* shows the proper connection of capacitors for automatic store operation. The charge storage capacitor should have a capacity of at least 100 $\mu$ F (±20%) at 6V. Each STK12C68-M must have its own 100 $\mu$ F capacitor. Each STK12C68-M *must* have a high quality, high frequency bypass capacitor of 0.1 $\mu$ F connected between V<sub>CAP</sub> and V<sub>SS</sub>, using leads and traces that are as short as possible.

If the *AutoStore*<sup>TM</sup> function is not required, then V<sub>CAP</sub> should be tied directly to the power supply and V<sub>CCX</sub> should be tied to ground. In this mode, *STORE* operations may be triggered through software control or the HSB pin. In either event, V<sub>CAP</sub> (Pin 1) *must* always have a proper bypass capacitor connected to it.

In order to prevent unneeded *STORE* operations, automatic *STOREs* as well as those initiated by externally driving HSB LOW will be ignored unless at least one WRITE operation has taken place since the most recent *STORE* cycle. Note that if HSB is driven low via external circuitry and no WRITEs have taken place, the part will still be disabled until HSB is allowed to return HIGH. Software initiated *STORE* cycles are performed regardless of whether or not a WRITE operation has taken place.

#### PREVENTING AUTOMATIC STORES

The *AutoStore*<sup>TM</sup> function can be disabled on the fly by holding HSB HIGH with a driver capable of sourcing 15mA at a VOH of at least 2.2V as it will have to overpower the internal pull-down device that drives HSB low for 50ns at the onset of an *AutoStore*<sup>TM</sup>. When the STK12C68-M is connected for *AutoStore*<sup>TM</sup>operation (system V<sub>CC</sub> connected to V<sub>CCX</sub> and a 100uF capacitor on V<sub>CAP</sub>) and V<sub>CC</sub> crosses V<sub>SWITCH</sub> on the way down, the STK12C68 will attempt to pull HSB LOW; if HSB doesn't actually get below V<sub>IL</sub>, the part will stop trying to pull HSB LOW and abort the *AutoStore*<sup>TM</sup> attempt.


#### LOW AVERAGE ACTIVE POWER


The STK12C68-M has been designed to draw significantly less power when  $\overline{E}$  is LOW (chip enabled) but the

access cycle time is longer than 55ns. *Figure 2* below shows the relationship between  $I_{CC}$  and access times for READ cycles. All remaining inputs are assumed to cycle, and current consumption is given for all inputs at CMOS or TTL levels. *Figure 3* shows the same relationship for WRITE cycles. When  $\overline{E}$  is HIGH, the chip consumes only standby currents, and these plots do not apply.

The cycle time used in *Figure 2* corresponds to the length of time from the later of the last address transition or  $\overline{E}$  going LOW to the earlier of  $\overline{E}$  going HIGH or the next address transition.  $\overline{W}$  is assumed to be HIGH, while the state of  $\overline{G}$  does not matter. Additional current is consumed when the address lines change state while  $\overline{E}$  is asserted. The cycle time used in *Figure 3* corresponds to the length of time from the later of  $\overline{W}$  or  $\overline{E}$  going HIGH.

The overall average current drawn by the part depends on the following items: 1) CMOS or TTL input levels; 2) the time during which the chip is disabled ( $\overline{E}$  HIGH); 3) the cycle time for accesses ( $\overline{E}$  LOW); 4) the ratio of reads to writes; 5) the operating temperature; 6) the V<sub>CC</sub> level; and 7) output load.





**ORDERING INFORMATION**