

Datasheet

Features

- Eight General-purpose Floating-point Data Registers, Each Supporting a Full 80-bit Extended Precision Real Data Format (a 64-bit Mantissa Plus a Sign Bit, and a 15-bit Signed Exponent)
- A 67-bit Arithmetic Unit to Allow Very Fast Calculations with Intermediate Precision Greater than the Extended Precision Format
- A 67-bit Barrel Shifter for High-speed Shifting Operations (for Normalizing etc.)
- Special-purpose Hardware for High-speed Conversion Between Single, Double, and Extended Formats and the Internal Extended Format
- An Independent State Machine to Control Main Processor Communication for Pipelined Instruction Processing
- Forty-six Instructions, Including 35 Arithmetic Operations
- Full Conformance to the IEEE[®] 754 Standard, Including All Requirements and Suggestions
- Support of Functions Not Defined by the IEEE Standard, Including a Full Set of Trigonometric and Transcendental Functions
- Seven Data Type Types: Byte, Word and Long Integers; Single, Double, and Extended Precision Real Numbers; and Packed Binary Coded Decimal String Real Numbers
- Twenty-two Constants Available In The On-chip ROM, Including π , e , and Powers of 10
- Virtual Memory/Machine Operations
- Efficient Mechanisms for Procedure Calls, Context Switches, and Interrupt Handling
- Fully Concurrent Instruction Execution with the Main Processor
- Fully Concurrent Instruction Execution of Multiple Floating-point Instructions
- Use with any Host Processor, on an 8-, 16- or 32-bit Data Bus
- Available in 16.67, 20, 25 and 33 MHz for T_c from -55°C to $+125^{\circ}\text{C}$
- $V_{CC} = 5V \pm 10\%$

Description

The TS68882 enhanced floating-point co-processor is a full implementation of the IEEE Standard for Binary Floating-Point Arithmetic (754) for use with the THOMSON TS68000 Family of microprocessors. It is a pin and software compatible upgrade of the TS68881 with optimized MPU interface that provides over 1.5 times the performance of the TS68881. It is implemented using VLSI technology to give systems designers the highest possible functionality in a physically small device.

Intended primarily for use as a co-processor to the TS68020/68030 32-bit microprocessor units (MPUs), the TS68882 provides a logical extension to the main MPU integer data processing capabilities. It does this by providing a very high performance floating-point arithmetic unit and a set of floating-point data registers that are utilized in a manner that is analogous to the use of the integer data registers. The TS68882 instruction set is a natural extension of all earlier members of the TS68000 Family, and supports all of the addressing modes of the host MPU. Due to the flexible bus interface of the TS68000 Family, the TS68882 can be used with any of the MPU devices of the TS68000 Family, and it may also be used as a peripheral to non-TS68000 processors.


Visit our website: www.e2v.com
for the latest version of the datasheet

Screening/Quality

This product could be manufactured in full compliance with either:

- MIL-STD-883 Class B
- DESC 5962-89436

or According to e2v-Grenoble Standards



1. Introduction

The TS68882 is a high-performance floating-point device designed to interface with the TS68020 or TS68030 as a co-processor. This device fully supports the TS68000 virtual machine architecture, and is implemented in HCMOS, e2v's low power, small geometry process. This process allows CMOS and HMOS (high-density NMOS) gates to be combined on the same device. CMOS structures are used where speed and low power is required, and HMOS structures are used where minimum silicon area is desired. The HCMOS technology enables the TS68882 to be very fast while consuming less power than comparable HMOS, and still have a reasonably small die size.

With some performance degradation, the TS68882 can also be used as a peripheral processor in systems where the TS68020 or TS68030 is not the main processor (i.e., TS68000, TS68010). The configuration of the TS68882 as a peripheral processor or co-processor may be completely transparent to user software (i.e., the same object code may be executed in either configuration).

The architecture of the TS68882 appears to the user as a logical extension of the TS68000 Family architecture. Coupling of the co-processor interface allows the TS68020/TS68030 programmer to view the TS68882 registers as though the registers are resident in the TS68020/TS68030. Thus, a TS68020 or TS68030/TS68882 device pair appears to be one processor that supports seven floating-point and integer data types, and has eight integer data registers, eight address registers, and eight floating-point data registers.

As shown in [Figure 1-1](#), the TS68882 is internally divided into four processing elements; the Bus Interface Unit (BIU), the Conversion Control Unit (CCU), the Execution Control Unit (ECU), and the Microcode Control Unit (MCU). The BIU communicates with the main processor, the CCU controls the main processor communications dialog and performs some data conversions, and the ECU and MCU execute most floating-point calculations.


The BIU contains the co-processor interface registers, and the 32-bit control, and instruction address registers. In addition to these registers, the register select and DSACK timing control logic is contained in the BIU. Finally, the status flags used to monitor the status of communications with the main processor are contained in the BIU.

The CCU contains special-purpose hardware that performs conversions between the single, double, and extended precision memory data formula and the internal data format used by the ECU. It also contains a state machine that controls communications with the main processor during co-processor interface dialogs.

The eight 80-bit floating-point data registers (FP0-FP7) are located in the ECU. In addition to these registers, the ECU contains a high-speed 67-bit arithmetic unit used for both mantissa and exponent calculations, a barrel shifter that can shift from 1-bit to 67-bits in one machine cycle, and ROM constants (for use by the internal algorithms or user programs).


The MCU contains the clock generator, a two-level microcoded sequencer that controls the ECU, the microcode ROM, and self-test circuitry. The built-in self-test capabilities of the TS68882 enhance reliability and ease manufacturing requirements; however, these diagnostic functions are not available to the user.

Figure 1-1. TS68882 Simplified Block



2. Pin Assignments

Figure 2-1. PGA Terminal Designation




Pin group	VCC	GND
D31-D16	H8	J8
D15-D00	B8	B7
Internal logic DSACK1, DSACK0	E2, E9	A2, B2, B3, B4 (note), C3, E10, K3
Separate	—	C1
Extra	A1, B1, J2	A10, D2, F2, H9

Note : $\overline{\text{SENSE}}$ pin, may be used as an additional GND pin.

* Reserved for future ATMEL-Grenoble use


Figure 2-2. CQFP Terminal Designation



2.1 Functional Signal Descriptions

This section contains a brief description of the input and output signals for the TS68882 floating-point coprocessor. The signals are functionally organized into groups as shown in Figure 2-3.

Figure 2-3. TS68882 Input/output Signals



Note: The terms assertion and negation are used extensively. This is done to avoid confusion when describing “active-low” and “active-high” signals. The term assert or assertion is used to indicate that a signal is active or true, independent of whether that level is represented by a high or low voltage. The term negate or negation is used to indicate that a signal is inactive or false.

2.2 Signal Summary

Table 2-1 provides a summary of all the TS68882 signals described in this section.

Table 2-1. Signal Summary

Signal Name	Mnemonic	Input/Output	Active State	Three State
Address Bus	A0 - A4	Input	High	
Data Bus	D0 - D31	Input/Output	High	Yes
Size	$\overline{\text{SIZE}}$	Input	Low	
Address Strobe	$\overline{\text{AS}}$	Input	Low	
Chip Select	$\overline{\text{CS}}$	Input	Low	
Read/Write	$\text{R}\overline{\text{W}}$	Input	High/Low	
Data Strobe	$\overline{\text{DS}}$	Input	Low	
Data Transfer and Size Acknowledge	$\overline{\text{DSACK0}}, \overline{\text{DSACK1}}$	Output	Low	Yes
Reset	$\overline{\text{RESET}}$	Input	Low	
Clock	CLK	Input		
Sense Device	$\overline{\text{SENSE}}$	Input/Output	Low	No
Power Input	V_{CC}	Input		
Ground	GND	Input		

3. Detailed Specifications

3.1 Scope

This drawing describes the specific requirements for the microprocessor 68882, 16.67, 20 MHz and 25 MHz, in compliance with MIL-STD-883 class B.

3.2 Applicable Documents

1. MIL-STD-883: Test Methods And Procedures For Electronics
2. MIL-PRF-38535 Appendix A: General Specifications For Microcircuits
3. Desc Drawing 5962 - 89436xxx

The microcircuits are in accordance with the applicable document and as specified herein.

3.3 Design and Construction

3.3.1 Terminal Connections

Depending on the package, the terminal connections shall be as shown in [Figure 2-1 on page 5](#) and [Figure 2-2 on page 6](#).

3.3.2 Lead Material and Finish

Lead material and finish shall be any option of MIL-STD-1835.

3.3.3 Package

The macrocircuits are packaged in hermetically sealed ceramic packages which conform to case outlines of MIL-STD-1835 (when defined):

- 68-PIN SQ.PGA UP PAE Outline
- 68-PIN Ceramic Quad Flat Pack CQFP

The precise case outlines are described on [Figure 11-1](#) and [Figure 11-2](#).

4. Electrical Characteristics

Table 4-1. Absolute Maximum Ratings

Symbol	Parameter	Test Conditions	Min	Max	Unit
V_{CC}	Supply Voltage		-0.3	+7.0	V
V_I	Input Voltage		-0.3	+7.0	V
P_{DMAX}	Max Power Dissipation	$T_{CASE} = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$		0.75	W
T_{CASE}	Operating Temperature	M Suffix	-55	+125	$^{\circ}\text{C}$
		V Suffix	-40	+85	$^{\circ}\text{C}$
T_{STG}	Storage Temperature		-55	+150	$^{\circ}\text{C}$
T_{LEADS}	Lead Temperature	Max 5 sec. Soldering		+270	$^{\circ}\text{C}$

4.0.1 Recommended Condition of Use

Unless otherwise stated, all voltages are referenced to the reference terminal (see [Table 2-1](#)).

Table 4-2. DC Electrical Characteristics

$V_{CC} = 5.0 V_{DC} \pm 10\%$; $GND = 0 V_{DC}$; $T_c = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$

Symbol	Parameter	Min	Max	Unit
V_{CC}	Supply Voltage	4.5	5.5	V
T_{CASE}	Operating Temperature	-55	+125	$^{\circ}\text{C}$
V_{IH}	Input High Voltage	2.0	V_{CC}	V
V_{IL}	Input Low Voltage	GND - 0.3	0.8	V
I_{IN}	Input Leakage Current at 5.5V \overline{CLK} , \overline{RESET} , R/\overline{W} , A0-A4, \overline{CS} , \overline{DS} , \overline{AS} , \overline{SIZE}		10	μA
I_{TSI}	HI-Z (Off state) Input Current at 2.4V/0.4V $\overline{DSACK0}$, $\overline{DSACK1}$, D0-D31		20	μA
V_{OH}	Output High Voltage ($I_{OH} = -400 \mu\text{A}$) ⁽¹⁾ $\overline{DSACK0}$, $\overline{DSACK1}$, D0-D31	2.4		V
V_{OL}	Output Low Voltage ($I_{OL} = 5.3 \text{ mA}$) ⁽¹⁾ $\overline{DSACK0}$, $\overline{DSACK1}$, D0-D31		0.5	V
I_{OL}	Output Low Current ($V_{OL} = GND$) SENSE		500	μA
P_D	Power Dissipation		0.75	W
C_{IN}	Capacitance ($V_{IN} = 0$, $T_A = 25^{\circ}\text{C}$, $f = 1 \text{ MHz}$) ⁽²⁾		20	pF
C_L	Output Load Capacitance		130	pF

- Notes: 1. Test load, see [Figure 7-2](#).
2. Capacitance is periodically sampled rather than 100% tested.

5. Thermal Characteristics

Table 5-1.

Package	Symbol	Parameter	Value	Rating
PGA 68	θ_{JA}	Thermal Resistance - Ceramic Junction To Ambient	33	°C/W
	θ_{JC}	Thermal Resistance - Ceramic Junction To Case	4	°C/W
CQFP	θ_{JA}	Thermal Resistance - Ceramic Junction To Ambient	33	°C/W
	θ_{JC}	Thermal Resistance - Ceramic Junction To Case	3	°C/W

6. Power Considerations

The average chip-junction temperature, T_J , in °C can be obtained from:

$$T_J = T_A + (P_D + \theta_{JA}) \quad (1)$$

T_A = Ambient Temperature, °C

θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, °C/W

$$P_D = P_{INT} + P_{I/O}$$

$P_{INT} = I_{CC} \times V_{CC}$, Watts - Chip Internal Power

$P_{I/O}$ = Power Dissipation on Input and Output Pins - User Determined

For most applications $P_{I/O} < P_{INT}$ and can be neglected.

An Approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_D = K: (T_J + 273) \quad (2)$$

Solving equations (1) and (2) for K gives

$$K = P_D \cdot (T_A + 273) + \theta_{JA} \cdot P_D^2 \quad (3)$$

where K is constant pertaining to the particular part K can be determined from the equation (3) by measuring PD (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

The total thermal resistance of a package (θ_{JA}) can be separated into two components, θ_{JC} and θ_{CA} , representing the barrier to heat flow from the semiconductor junction to the package (case), surface (θ_{JC}) and from the case to the outside ambient (θ_{CA}). These terms are related by the equation:

$$\theta_{JA} = \theta_{JC} + \theta_{CA} \quad (4)$$

θ_{JA} is device related and cannot be influenced by the user. However, θ_{CA} is user dependent and can be minimized by such thermal management techniques as heat sinks, ambient air cooling and thermal convection. Thus, good thermal management on the part of the user can significantly reduce θ_{CA} so that θ_{JA} approximately equals θ_{JC} . Substitution of θ_{JC} for θ_{JA} in equation (1) will result in a lower semiconductor junction temperature.

6.1 Mechanical and Environmental

The microcircuits shall meet all mechanical environmental requirements of either MIL-STD-883 for class B devices.

6.2 Marking

The document defines the markings that are identified in the related reference documents. Each micro-circuit is legible and permanently marked with the following information as minimum:

- e2v-Grenoble Logo
- Manufacturer's Part Number
- Class B Identification
- Date-code of inspection lot
- ESD Identifier if Available
- Country of Manufacturing

6.3 Quality Conformance Inspection

6.3.1 DESC/MIL-STD-883

Is in accordance with MIL-M-38510 and method 5005 of MIL-STD-883. Group A and B inspections are performed on each production lot. Group C and D inspection are performed on a periodical basis.

7. Electrical Characteristics

7.1 General Requirements

All static and dynamic electrical characteristics specified and the relevant measurement conditions are given below. For inspection purpose, refer to relevant specification:

Static electrical characteristics for all electrical variants.

Dynamic electrical characteristics for 68882-16 (16.67 MHz), 68882-20 (20 MHz), 68882-25 (25 MHz) and 68882-33 (33 MHz).

For static characteristics, test methods refer to clause "Test Load" on page 14 hereafter of this specification (Table 5).

For dynamic characteristics (Tables 6 and 7), test methods refer to IEC 748-2 method number, where existing.

Table 7-1. Static Characteristics
 $V_{CC} = 5.0 V_{DC} \pm 10\%$; $GND = 0 V_{DC}$; $T_c = -55/+125^{\circ}C$ or $-40/+85^{\circ}C$

Symbol	Parameter	Min	Max	Unit
V_{IH}	Input High Voltage	2.0	V_{CC}	V
V_{IL}	Input Low Voltage	GND - 0.3	0.8	V
I_{IN}	Input Leakage Current at 5.5V CLK, \overline{RESET} , R/\overline{W} , A0-A4, \overline{CS} , \overline{DS} , \overline{AS} , \overline{SIZE}		10	μA
I_{TSI}	HI-Z (off state) Input Current at 2.4V/0.4V $\overline{DSACK0}$, $\overline{DSACK1}$, D0-D31		20	μA
V_{OH}	Output High Voltage ($I_{OH} = -400 \mu A$) ⁽¹⁾ $\overline{DSACK0}$, $\overline{DSACK1}$, D0-D31	2.4		V
V_{OL}	Output Low Voltage ($I_{OL} = 5.3 mA$) ⁽¹⁾ $\overline{DSACK0}$, $\overline{DSACK1}$, D0-D31		0.5	V
I_{OL}	Output Low Current ($V_{OL} = GND$) \overline{SENSE}		500	μA

Table 7-1. Static Characteristics (Continued)
 $V_{CC} = 5.0 V_{DC} \pm 10\%$; $GND = 0 V_{DC}$; $T_c = -55/+125^\circ C$ or $-40/+85^\circ C$

Symbol	Parameter	Min	Max	Unit
I_{CC}	Maximum Supply Current ($V_{CC} = 5.5V$; $CLK = f_{max}$; part in Reset)		136	mA
C_{in}	Capacitance ($V_{IN} = 0$, $T_A = 25^\circ C$, $f = 1MHz$) ⁽²⁾		20	pF
C_L	Output Load Capacitance		130	pF

Notes: 1. Test load, see Figure 7-2.
 2. Capacitance is periodically sampled rather than 100% tested.

7.2 Dynamic (Switching) Characteristics


The limits and values given in this section apply over the full case temperature range $-55^\circ C$ to $+125^\circ C$ and V_{CC} in the range 4.5V to 5.5V, See “AC Electrical Specification Definitions” on page 14.

The numbers (N^o) refer to the timing diagrams. See Figure 7-1, Figure 7-3, Figure 7-4, Figure 7-5 and Figure 7-6.

Table 7-2. AC Electrical Characteristics - Clock Input
 $V_{CC} = 5.0 V_{DC} \pm 10\%$; $GND = 0 V_{DC}$; $T_c = -55^\circ C$ to $+125^\circ C$ (see Figure 7-1)

Number	Parameter	16.67 MHz		20 MHz		25 MHz		33.33 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
	Frequency of Operation	8	16.67	12.5	20	12.5	25	16.7	33.33	MHz
1	Clock Time	60	125	50	80	40	80	30	60	ns
2, 3	Clock Pulse Width	24	95	20	54	15	59	14	66	ns
4, 5	Rise and Fall Times		5		5		4		3	ns

Figure 7-1. Clock Input Timing Diagram



Note: Timing measurements are referenced to and from a low voltage of 0.8V and a high voltage of 2.0V, unless otherwise noted. The voltage swing through this range should start outside, and pass through, the range such that the rise of fall will be linear between 0.8V and 2.0V.

Table 7-3. AC Electrical Characteristics – Read and Write Cycles⁽¹⁾

$V_{CC} = 5.0 V_{DC} \pm 10\%$; $GND = 0 V_{DC}$; $T_c = -55^{\circ}C/+125^{\circ}C$ or $T_c = -40^{\circ}C/+85^{\circ}C$ (see Figure 7-4 on page 16, Figure 7-5 on page 17, Figure 7-6 on page 18)

N°	Parameter	16.67 MHz		20 MHz		25 MHz		33.33 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
6	Address valid to \overline{AS} asserted ⁽⁵⁾	15		10		5		5		ns
6a	Address valid to \overline{DS} asserted (read) ⁽⁵⁾	15		10		5		5		ns
6b	Address valid to \overline{DS} asserted (write) ⁽⁵⁾	50		50		35		26		ns
7	\overline{AS} negated to address invalid ⁽⁶⁾	10		10		5		5		ns
7a	\overline{DS} negated to address invalid ⁽⁶⁾	10		10		5		5		ns
8	\overline{CS} asserted to \overline{AS} asserted or \overline{AS} asserted to \overline{CS} asserted ⁽⁹⁾	0		0		0		0		ns
8a	\overline{CS} asserted to \overline{DS} asserted or \overline{DS} asserted to \overline{CS} asserted (read) ⁽⁹⁾	0		0		0		0		ns
8b	\overline{CS} asserted to \overline{DS} asserted or \overline{DS} asserted to \overline{CS} asserted (write) ⁽⁹⁾	30		25		20		15		ns
9	\overline{AS} negated to \overline{CS} negated	10		10		5		5		ns
9a	\overline{DS} negated to \overline{CS} negated	10		10		5		5		ns
10	R/\overline{W} high to \overline{AS} asserted (read)	15		10		5		5		ns
10a	R/\overline{W} high to \overline{DS} asserted (read)	15		10		5		5		ns
10b	R/\overline{W} low to \overline{DS} asserted (write)	35		30		25		25		ns
11	\overline{AS} negated to R/\overline{W} low (read) or \overline{AS} negated to R/\overline{W} high (write)	10		10		5		5		ns
11a	\overline{DS} negated to R/\overline{W} low (read) or \overline{DS} negated to R/\overline{W} high (write)	10		10		5		5		ns
12	\overline{DS} width asserted (write)	40		38		30		23		ns
13	\overline{DS} width negated	40		38		30		23		ns
13a	\overline{DS} negated to \overline{AS} asserted ⁽⁴⁾	30		30		25		18		ns
14	\overline{CS} , \overline{DS} asserted to data-out valid (read) ⁽²⁾		80		45		45		30	ns
15	\overline{DS} negated to data-out invalid (read)	0		0		0		0		ns
16	\overline{DS} negated to data-out high impedance (read)		50		35		35		30	ns
17	Data-in invalid to \overline{DS} asserted (write)	15		10		5		5		ns
18	\overline{DS} negated to data-in invalid (write)	15		10		5		5		ns
19	\overline{START} true to $\overline{DSACK0}$ and $\overline{DSACK1}$ asserted ⁽²⁾		50		35		25		20	ns
19a	$\overline{DSACK0}$ asserted to $\overline{DSACK1}$ asserted (skew) ⁽⁷⁾	-15	15	-10	10	-10	10		5	ns
20	$\overline{DSACK0}$ or $\overline{DSACK1}$ asserted to data-out valid		50		43		32		17	ns

Table 7-3. AC Electrical Characteristics – Read and Write Cycles⁽¹⁾ (Continued)
 $V_{CC} = 5.0 V_{DC} \pm 10\%$; $GND = 0 V_{DC}$; $T_c = -55^{\circ}C/+125^{\circ}C$ or $T_c = -40^{\circ}C/+85^{\circ}C$ (see Figure 7-4 on page 16,
 Figure 7-5 on page 17, Figure 7-6 on page 18)

N°	Parameter	16.67 MHz		20 MHz		25 MHz		33.33 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
21	\overline{START} false to $\overline{DSACK0}$ and $\overline{DSACK1}$ negated ⁽⁸⁾		50		30		40		30	ns
22	\overline{START} false to $\overline{DSACK0}$ and $\overline{DSACK1}$ high impedance ⁽⁸⁾		70		55		55		40	ns
23	\overline{START} true to clock high (synchronous read) ⁽³⁾⁽⁸⁾	0		0		0		0		ns
24	Clock low to data-out valid synchronous read) ⁽³⁾		105		80		60		45	ns
25	\overline{START} true to data-out valid (synchronous read) ⁽³⁾⁽⁸⁾	0 1.5	105+ 2.5	1.5	80 + 2.5	1.5	60+ 2.5	1.5	45- 2.5	ns Clks
26	Clock low to $\overline{DSACK0}$ and $\overline{DSACK1}$ asserted (synchronous read) ⁽³⁾		75		55		45		30	ns
27	\overline{START} true to $\overline{DSACK0}$ and $\overline{DSACK1}$ asserted (synchronous read) ⁽³⁾⁽⁸⁾	1.5	75+ 2.5	1.5	55+ 2.5	1.5	45+ 2.5	1.5	30- 2.5	ns Clks


- Notes:
1. Timing measurements are referenced to and from a low voltage of 0.8V and a high voltage of 2.0V, unless otherwise noted. The voltage swing through this range should start outside, and pass through, the range such that the rise or fall will be linear between 0.8V and 2.0V.
 2. These specifications only apply if the TS68882 has completed all internal operations initiated by the termination of the previous bus cycle when \overline{DS} was negated.
 3. Synchronous read cycles occur only when the save or response CIR locations are read.
 4. This specification only applies to systems in which back-to-back accesses (read-write or write-write) of the operand CIR can occur. When the TS68882 is used as a co-processor to the TS68020/68030, this can occur when the addressing mode is immediate.
 5. If the \overline{SIZE} pin is not strapped to either V_{CC} or GND, it must have the same setup times as do addresses.
 6. If the \overline{SIZE} pin is not strapped to either V_{CC} or GND, it must have the same hold times as do addresses.
 7. This number is reduced to 5 nanoseconds if $\overline{DSACK0}$ and $\overline{DSACK1}$ have equal loads.
 8. \overline{START} is not an external signal; rather, it is the logical condition that indicates the start of an access. The logical equation for this condition is $\overline{START} = \overline{CS} + \overline{AS} + (R/W \cdot \overline{DS})$.
 9. If a subsequent access is not a FPCP access, \overline{CS} must be negated before the assertion of \overline{AS} and/or \overline{DS} on the non-FPCP access. These specifications replace the old specifications 8 and 8A (the old specifications implied that in all cases, transitions in \overline{CS} must not occur simultaneously with transitions of \overline{AS} or \overline{DS} . This is not a requirement of the TS68882).

7.3 Test Conditions Specific to the Device

7.3.1 Test Load

The applicable loading network shall be as defined in column “Test conditions” of [Table 4-1](#), referring to the loading network number as shown in [Figure 7-2](#).

Figure 7-2. Test Loads




7.3.2 AC Electrical Specification Definitions

The AC specifications presented consist of output delays, input setup and hold times, and signal skew times. All signals are specified relative to an appropriate edge of the clock input and, possibly, relative to one or more other signals.

The measurement of the AC specifications is defined by the waveforms shown in [Figure 7-3 on page 15](#). In order to test the parameters guaranteed inputs must be driven to the voltage levels specified in [Figure 7-3](#). Outputs are specified with minimum and/or maximum limits, as appropriate, and are measured as shown. Inputs are specified with minimum and, an appropriate maximum setup and hold times, and are measured as shown. Finally, the measurement for signal-to-signal specifications are also shown.

Note that the testing levels used to verify conformance to the AC specifications does not affect the guaranteed DC operation of the device specified in the DC electrical characteristics.

Figure 7-3. Drive Levels and Test Points for AC Specifications




Legend

- A) Maximum output delay specification.
- B) Minimum output hold time.
- C) Minimum input setup time specification.
- D) Minimum input hold time specification.
- E) Signal valid to signal valid specification (maximum or minimum).
- F) Signal valid to signal invalid specification (maximum or minimum).


- Notes:
1. This output timing is applicable to all parameters specified relative to the rising edge of the clock.
 2. This output timing is applicable to all parameters specified relative to the falling edge of the clock.
 3. This input timing is applicable to all parameters specified relative to the rising edge of the clock.
 4. This input timing is applicable to all parameters specified relative to the falling edge of the clock.
 5. This timing is applicable to all parameters specified relative to the assertion/negation of another signal.

Figure 7-4. Asynchronous Read Cycle Timing Diagram




Note: $\overline{\text{START}}$ is actually a logical condition, but is shown as an active signal for clarity. The logical equation for this signal is: $\overline{\text{START}} = \overline{\text{CS}} + \overline{\text{AS}} + (\text{R}/\overline{\text{W}} \cdot \overline{\text{DS}})$.

Figure 7-5. Asynchronous Write Cycle Timing Diagram



Note: $\overline{\text{START}}$ is actually a logical condition, but is shown as an active signal for clarity. The logical equation for this signal is: $\overline{\text{START}} = \overline{\text{CS}} + \overline{\text{AS}} + (\text{R}/\overline{\text{W}} \cdot \overline{\text{DS}})$.

Figure 7-6. Synchronous Read Cycle Timing Diagram



Note: $\overline{\text{START}}$ is actually a logical condition, but is shown as an active signal for clarity. The logical equation for this signal is: $\overline{\text{START}} = \overline{\text{CS}} + \overline{\text{AS}} + (\text{R}/\overline{\text{W}} \cdot \overline{\text{DS}})$.

7.4 Additional Information

Additional information shall not be for any inspection purposes.

7.4.1 Capacitance (Not for Inspection Purposes)

Symbol	Parameter	Test Conditions	Min	Max	Unit
C_{IN}	Input Capacitance	$V_{\text{IN}} = 0$ $T_{\text{amb}} = 25^{\circ}\text{C}$		20	pF
		$f = 1 \text{ MHz}$			

8. Functional Description

8.1 The Co-processor Concept

The TS68882 functions as a co-processor in systems where the TS68020 or TS68030 is the main processor via the TS68000 co-processor interface. It functions as a peripheral processor in systems where the main processor is the TS68000, TS68010.

The TS68882 utilizes the TS68000 Family co-processor interface to provide extension of the TS68020/TS68030 registers and instruction set in a manner which is transparent to the programmer. The programmer perceives the MPU/FPCP execution model as if both devices are implemented on one chip.

A fundamental goal of the TS68000 Family co-processor interface is to provide the programmer with an execution model based upon sequential instruction execution by the TS68020/TS68030 and the TS68882. For optimum performance, however, the co-processor interface allows concurrent operations in the TS68882 with respect to the TS68020/TS68030 whenever possible. In order to simplify the programmer's model, the co-processor interface is designed to emulate, as closely as possible, non-concurrent operation between the TS68020/TS68030 and the TS68882.

The TS68882 is a non-DMA type co-processor which uses a subset of the general-purpose co-processor interface supported by the TS68020/TS68030. Features of the interface implemented in the TS68882 are as follows:

- The main processor(s) and TS68882 communicate via standard TS68000 bus cycles
- The main processor(s) and TS68882 communications are not dependent upon the instruction sets or internal details of the individual devices (i.e., instruction pipes or caches, addressing modes)
- The main processor(s) and TS68882 may operate at different clock speeds
- TS68882 instructions utilize all addressing modes provided by the main processor; all effective addresses are calculated by the main processor at the request of the co-processor
- All data transfers are performed by the main processor at the request of the TS68882; thus memory management, bus errors, address errors, and bus arbitration function as if the TS68882 instructions are executed by the main processor
- Overlapped (concurrent) instruction execution enhances throughput while maintaining the programmer's model of sequential instruction execution
- Co-processor detection of exceptions which require a trap to be taken are serviced by the main processor at the request of the TS68882 thus exception processing functions as if the TS68882 instructions were executed by the main processor
- Support of virtual memory/virtual machine systems is provided via the FSAVE and FRESTORE instructions
- Up to eight co-processors may reside in a system simultaneously: multiple co-processors of the same type are also allowed
- Systems may use software emulation of the TS68882 without reassembling or relinking user software

The TS68882 programming model is shown in [Figure 8-1 on page 20](#) through 15, and consists of the following:

- Eight 80-bit floating-point data registers (FP0-FP7). These registers are analogous to the integer data registers (D0-D7) and are completely general-purpose (i.e., any instruction may use any register)
- A 32-bit control register that contains enable bits for each class of exceptions trap, and mode bits to set the user-selectable rounding and precision modes

- A 32-bit status register that contains floating-point condition codes, quotient bits, and exception status information
- A 32-bit instruction address register that contains the main processor memory address of the last floating-point instruction that was executed. This address is used in exception handling to locate the instruction that caused the exception

The connection between the TS68020/TS68030 and the TS68882 is a simple extension of the TS68000 bus interface. The TS68882 is connected as a co-processor to the TS68020/TS68030, and the selection of the TS68882 is based upon a chip select (CS), which is decoded from the TS68020/TS68030 function codes and address bus. Figure 8-7 illustrates the TS68882/TS68020 or TS68030 configuration.

Figure 8-1. TS68882 Programming Model




Figure 8-2. Exception Status/Enable Byte




Figure 8-3. Mode Control Byte




Figure 8-4. Condition Code Byte




Figure 8-5. Quotient Byte




Figure 8-6. Accrued Exception Byte





Figure 8-7. Typical Co-processor Configuration

8.2 Bus Interface Unit

All communications between the TS68020/TS68030 and the TS68882 occur via standard TS68000 Family bus transfers. The TS68882 is designed to operate on 8-, 16-, or 32-bit data buses.

The TS68882 contains a number of co-processor interface registers (CIRs) which are addresses in the same manner as memory by the main processor. The TS68000 Family co-processor interface is implemented via a protocol of reading and writing to these registers by the main processor. The TS68020 and TS68030 implements this general-purpose co-processor interface protocol in hardware and microcode.

When the TS68020/TS68030 detects a typical TS68882 instruction, the MPU writes the instruction to the memory-mapped command CIR, and reads the response CIR. In this response, the BIU encodes requests for any additional action required of the MPU on behalf of the TS68882. For example, the response may request that the MPU fetch an operand from the evaluated effective address and transfer the operand to the operated CIR. Once the MPU fulfills the co-processor request(s), it is free to fetch and execute subsequent instructions.

A key concern in a co-processor interface that allows concurrent instruction execution is synchronization during main processor and co-processor communication. If a subsequent instruction is written to the TS68882 before the CCU has passed the operands for the previous instructions to the ECU, the response instructs the TS68020/TS68030 to wait. Thus, the choice of concurrent or nonconcurrent instruction execution is determined on an instruction-by-instruction basis by the co-processor.

The only difference between a co-processor bus transfer and any other bus transfer is that the TS68020/TS68030 issues a function code to indicate the CPU address space during the cycle (the function codes are generated by the TS68000 Family processors to identify eight separate address spaces). Thus, the memory-mapped co-processor interface registers do not infringe upon instruction or data address spaces. The TS68020/TS68030 places a co-processor ID field from the co-processor instruction onto three of the upper address lines during co-processor accesses. This ID, along with the CPU address space function code, is decoded to select one of eight co-processors in the system.

Since the co-processor interface protocol is based solely on bus transfers, the protocol is easily emulated by software when the TS68882 is used as a peripheral with any processor capable of memory-mapped I/O over on TS68000 style bus.

When used as a peripheral processor with the 8-bit TS68008 or the 16-bit TS68000, or TS68010, all TS68882 instructions are trapped by the main processor to an exception handler at execution time. Thus, the software emulation of the processor interface protocol can be totally transparent to the user. The system can be quickly upgraded by replacing the main processor with a TS68020/TS68030 without changes to the user software.

Since the bus is asynchronous, the TS68882 need not run at the same clock speed as the main processor. Total system performance may therefore be customized. For example, a system requiring very fast floating-point arithmetic with relatively slow integer arithmetic can be designed with an inexpensive main processor and a fast TS68882.

8.3 Co-processor Interface

The TS68000 Family co-processor interface is an integral part of the TS68882 and TS68020/TS68030 designs, with the interface tasks shared between the two. The interface is fully compatible with all present and future TS68000 Family products. Tasks are partitioned such that the TS68020/TS68030 does not have to decode co-processor instructions and, the TS68882 does not have to duplicate main processor functions such as effective address evaluation.

This partitioning provides an orthogonal extension of the instruction set by permitting TS68882 instructions to utilize all TS68020/TS68030 addressing modes and to generate execution time exception traps. Thus, from the programmer's view, the CPU and co-processor appear to be integrated onto a single chip. While the execution of the majority of TS68882 instructions may be overlapped with the execution of TS68020/TS68030 instructions, concurrency is completely transparent to the programmer. The TS68020/TS68030 single-step and program flow (trace) modes are fully supported by the TS68882 and the TS68000 Family co-processorco-processor interface.

While the TS68000 Family co-processor interface permits co-processors to be bus masters, the TS68882 is never a bus master. The TS68882 requests that the TS68020/TS68030 fetch all operands and store all results. In this manner, the TS68020/TS68030 32-bit data bus provides high speed transfer of floating-point operands and results while simplifying the design of the TS68882.

Since the co-processor interface is based solely upon bus cycles and the TS68882 is never a bus master, the TS68882 can be placed on either the logical or physical side of the system memory management unit. This provides a great deal of flexibility in the system design.

The virtual machine architecture of the TS68000 Family is supported by the co-processor interface and the TS68882 through the FSAVE and FRESTORE instructions. If the TS68020/TS68030 detects a page fault and/or task time out, it can force the TS68882 to stop whatever operation is in process at any time (even in the middle of the execution of an instruction) and save the TS68882 internal state in memory.

The size of the saved internal state of the TS68882 is dependent upon what the CCU and ECU are doing at the time that the FSAVE is executed. If the TS68882 is in the reset state when the FSAVE instruction is received, only one word of state is transferred to memory, which may be examined by the operating system to determine that the co-processor programmer's model is empty. If the co-processor is idle when the save instruction is received, only a few words of internal state are transferred to memory. If the TS68882 is in the middle of performing a calculation, it may be necessary to save the entire internal state of the machine. Instructions that can complete execution in less time than it would take to save the larger state in mid-instruction are allowed to complete execution and then save the idle state.

Thus the size of the saved internal state is kept to a minimum. The ability to utilize several internal state sizes greatly reduces the average context switching time.

The FRESTORE instruction permits reloading of an internal state that was saved earlier, and continue any operation that was previously suspended. Restoring of the reset internal state functions just like a hardware reset to the TS68882 in that defaults are re-established.

Note: Though the TS68882 is instruction set compatible with the TS68881, the idle and busy state frames are both 32 bytes larger on the TS68882 than on the TS68881. A unique format word is generated by the TS68882 so that system software can detect this difference.

8.4 Operand Data Formats

The TS68882 supports the following data formats:

- Byte Integer (B)
- Word Integer (W)
- Long Word Integer (L)
- Single Precision Real (S)
- Double Precision Real (D)
- Extended Precision Real (X)
- Packed Decimal String Real (P)

The capital letters contained in parenthesis denote suffixes added to instructions in the assembly language source to specify the data format to be used.

8.5 Integer Data Formats

The three Integer data formats (byte, word, and long word) are the standard data formats supported in the TS68000 Family architecture. Whenever an integer is used in a floating-point operation, the integer is automatically converted by the TS68882 to an extended precision floating-point number before being used. For example, to add an integer constant of five to the number contained in floating-point data register 3 (FP3), the following instruction can be used:

```
FADD.W #5.FP3
```

The ability to effectively use integers in floating-point operations saves user memory since an integer representation of a number, if representable, is usually smaller than the equivalent floating-point representation.

8.6 Floating-point Data Formats

The floating-point data formats single precision (32-bits) and double precision (64-bits) are as defined by the IEEE standard. These are the main floating-point formats and should be used for most calculations involving real numbers. [Table 8-1](#) lists the exponent and mantissa size for single, double, and extended precision. The exponent is biased, and the mantissa is in sign and magnitude form. Since single and double precision require normalized numbers, the most significant bit of the mantissa is implied as one and is not included, thus giving one extra bit of precision.

Table 8-1. Exponent and Mantissa Sizes

Data Format	Exponent Bits	Mantissa Bits	Bias
Single	8	23 (+1)	127
Double	11	52 (+1)	1023
Extended	15	64	16383

The extended precision data format is also in conformance with the IEEE standard, but the standard does not specify this format to the bit level as it does for single and double precision. The memory format on the TS68882 consists of 96 bits (three long words). Only 80 bits are actually used, the other 16 bits are for future expandability and for long-word alignment of floating-point data structures. Extended format has a 15-bit exponent, a 64-bit mantissa, and a 1-bit mantissa sign.

Extended precision numbers are intended for use as temporary variables, intermediate values, or in places where extra precision is needed. For example, a compiler might select extended precision arithmetic for evaluation of the right side of an equation with mixed sized data and then convert the answer to the data type on the left side of the equation. It is anticipated that extended precision data will not be stored in large arrays, due to the amount of memory required by each number.

8.7 Packed Decimal String Real Data Format

The packed decimal string data format allows packed BCD strings to be input to and output from the TS68882. The strings consist of a 3-digit base 10 exponent and a 17-digit base 10 mantissa. Both the exponent and mantissa have a separate sign bit. All digits are packed BCD, such that an entire string fits in 96 bits (three long words). As is the case with all data formats, when packed BCD strings are input to the TS68882, the strings are automatically converted to extended precision real values. This allows packed BCD numbers to be used as inputs to any operation. For example:

```
FADD.P # - 6.023E + 24, FP5
```

BCD numbers can be output from the TS68882 in a format readily used for printing by a program generated by a high-level language compiler. For example:

```
FMOVE.P FP3.BUFFER (# -5)
```

instructs the TS68882 to convert the floating-point data register 3 (FP3) contents into a packed BCD string with five digits to the right of the decimal point (FORTRAN F format).

8.8 Data Format Summary


All data formats described above are supported orthogonally by all arithmetic and transcendental operations, and by all appropriate TS68000 Family addressing modes. For example, all of the following are legal instructions:

FADD.B	# 3.FP0
FADD.W	D2.FP3
FADD.L	BIGINT.FP7
FADD.S	# 3.14159.FP5
FADD.D	(SP) + .FP6
FADD.X	[(TEMP -PTR.A7)].FP3
FADD.P	# 1.23E25.FP0

On-chip calculations are performed to extended precision format, and the eight floating-point data registers always contain extended precision values. All data used in an operation is converted to extended precision by the TS68882 before the specific operation is performed, and all results are in extended precision. This ensures accuracy without sacrificing performance.

Refer to [Figure 8-8](#) for a summary of the memory formats for the seven data formats supported by the TS68882.

Figure 8-8. TS68882 Data Format Summary



* Unless a binary-to-decimal conversion overflow occurs

8.9 Instruction Set

The TS68882 instruction set is organized into six major classes:

1. Moves Between The TS68882 and Memory or The MPU (In and Out)
2. Move Multiple Registers (In and Out)
3. Monadic Operations
4. Dyadic Operations
5. Branch, Set, or Trap Conditionally, and
6. Miscellaneous

8.10 Moves

All moves from memory (or from an MPU data register) to the TS68882, cause data conversion from the source data format to the internal extended precision format.

All moves from the TS68882 to memory (or to an MPU data register), cause data conversion from the internal extended precision format to the destination data format.

Note that data movement instructions perform arithmetic operations, since the result is always rounded to the precision selected in the FPCR mode control byte. The result is rounded using the selected rounding mode, and is checked for overflow and underflow.

The syntax for the move is:

FMOVE.(fmt)	(ea).FPn	Move to TS68882
FMOVE.(fmt)	FPm.(ea)	Move from TS68882
FMOVE.X	FPm.FPn	Move within TS68882

where:

(ea) is a TS68000 Family effective address operand and (fmt) is the data format size. FPm and FPn are floating-point data registers.

8.11 Move Multiples

The floating-point move multiple instructions on the TS68882 are much like the integer counterparts on the TS68000 Family processors. Any set of the floating-point registers FP0 through FP7 can be moved to or from memory with one instruction. These registers are always moved as 96-bit extended data with no conversion (hence no possibility of conversion errors). Some move multiple examples are as follows:

FMOVEM	(ea), FP0-FP3/FP7
FMOVEM	FP2/FP4/FP6,(ea)

Move multiples are useful during context switches and interrupts to save or restore the state of a program. These moves are also useful at the start and end of a procedure to save and restore the calling routine's register set. In order to reduce procedure call overhead, the list of registers to be saved or restored can be contained in a data register. This allows run-time optimization by allowing a called routine to save as few registers as possible. Note that no rounding or overflow/underflow checking is performed by these operations.

8.12 Monadic Operations

Monadic operations have one operand. This operand may be in a floating-point data register, memory, or in an MPU data register. The result is always stored in a floating-point data register. For example, the syntax for square root is:

FSQRT.(fmt)	(ea), FPN or,
FSQRT.X	FPm, FPn or,
FSQRT.X	FPn

The TS68882 monadic operations available are as follows:

FABS	Absolute Value
FACOS	Arc Cosine
FASIN	Arc Sine
FATAN	Arc Tangent
FATANH	Hyperbolic Arc Tangent

FABS	Absolute Value
FACOS	Arc Cosine
FCOS	Cosine
FCOSH	Hyperbolic Cosine
FETOX	e to the x Power
FETOXM1	e to the x Power - 1
FGETEXP	Get Exponent
FGETMAN	Get Mantissa
FINT	Integer Part
FINTRZ	Integer Part (Truncated)
FLOG10	Log Base 10
FLOG2	Log Base 2
FLOGN	Log Base e
FLOGNP	Log Base e of(x + 1)
FNEG	Negate
FSIN	Sine
FSINCOS	Simultaneous Sine and Cosine
FSINH	Hyperbolic Sine
FSQRT	Square Root
FTAN	Tangent
FTANH	Hyperbolic Tangent
FTENTOX	10 to the x Power
FTST	test
FTWOTOX	2 to the x Power

8.13 Dyadic Operations

Dyadic operations have two input operands. The first input operand comes from a floating-point data register, memory, or MPU data register. The second input operand comes from a floating-point data register. The destination is the same floating-point data register used for the second input. For example, the syntax for add is:

FADD.(fmt)	(ea).FPnor,
FADD.X	FPm.FPn

The TS68882 dyadic operations available are as follows:

FADD	Add
FCMP	Compare
FDIV	Divide
FMOD	Modulo Remainder

FADD	Add
FMUL	Multiply
FREM	IEEE Remainder
FSCALE	Scale Exponent
FSGLDIV	Single Precision Divide
FSGLMUL	Single Precision Multiply
FSUB	Subtract

8.14 Branch, Set, and Trap-on Condition

The floating-point branch, set, and trap-on condition instructions implemented by the TS68882 are similar to the equivalent integer instructions of the TS68000 Family processors, except that more conditions exist due to the special values in IEEE floating-point arithmetic. When a conditional instruction is executed, the TS68882 performs the necessary condition checking and tells the MPU whether the condition is true or false; the MPU then takes the appropriate action. Since the TS68882 and TS68020/TS68030 are closely coupled, the floating-point branch operations executed by the pair are very fast.

The TS68882 conditional operations are:

FBcc	Branch
FDBcc	Decrement and Branch
FSc	Set Byte According to Condition
FTRAPcc	Trap-on Condition (with an Optional Parameter)

where:

cc is one of the 32 floating-point conditional test specifiers as shown in [Table 8-2](#).

Table 8-2. Floating-point Conditional Test Specifiers

Mnemonic	Definition
Note: The following conditional tests do not set the BSUN bit in the status register exception byte under any circumstances.	
F	False
EQ	Equal
OGT	Ordered Greater Than
OGE	Ordered Greater Than or Equal
OLT	Ordered Less Than
OLE	Ordered Less Than or Equal
OGL	Ordered Greater or Less Than
OR	Ordered
UN	Unordered
UEQ	Unordered or Equal
UGT	Unordered or Greater Than

Table 8-2. Floating-point Conditional Test Specifiers (Continued)

Mnemonic	Definition
UGE	Unordered or Greater or Equal
ULT	Unordered or Less Than
ULE	Unordered or Less or Equal
NE	Not Equal
T	True
Note: The following conditional tests set the BSUN bit in the status register exception byte if the NAN condition code bit is set when a conditional instruction is executed.	
SF	Signaling False
SEQ	Signaling Equal
GT	Greater Than
GE	Greater Than or Equal
LT	Less Than
LE	Less Than or Equal
GL	Greater or Less Than
GLE	Greater Less or Equal
NGLE	Not (Greater, Less or Equal)
NGL	Not (Greater or Less)
NLE	Not (Less or Equal)
NLT	Not (Less Than)
NGE	Not (Greater or Equal)
NGT	Not (Greater Than)
SNE	Signaling Not Equal
ST	Signaling True

8.15 Miscellaneous Instructions

Miscellaneous instructions include moves to and from the status, control, and instruction address registers and a no operation function that can be used to “flush” exceptions. Also included are the virtual memory/machine FSAVE and FRESTORE instructions that save and restore the internal state of the TS68882.

FMOVE	(ea),FPcr	Move to Control Register(s)
FMOVE	FPcr,(ea)	Move from Control Register(s)
FNOP		No Operation
FSAVE	(ea)	Virtual Machine State Save
FRESTORE	(ea)	Virtual Machine State Restore

8.16 Addressing Modes

The TS68882 does not perform address calculations. This satisfies the criterion that a TS68000 Family co-processor must not depend on certain features or capabilities that may or may not be implemented by a given main processor. Thus, when the TS68882 instructs the TS68020/TS68030 to transfer an operand via the co-processor interface, the MPU performs the addressing mode calculations requested in the instruction. In this case, the instruction is encoded specifically for the TS68020/TS68030, and the execution of the TS68882 is not dependent on that encoding, but only on the value of the command word written to the TS68882 by the main processor.

This interface is quite flexible and allows any addressing mode to be used with floating-point instructions. For the TS68000 Family, these addressing modes include immediate, postincrement, predecrement, data or address register direct, and the indexed/indirect addressing modes of the TS68020/TS68030. Some addressing modes are restricted for some instructions in keeping with the TS68000 Family architectural definitions (i.e., PC relative addressing is not allowed for a destination operand).

The orthogonal instruction set of the TS68882, along with the flexible branches and addressing modes, allows a programmer writing assembly language code, or a compiler writer generating object or source code for the MPU/TS68882 device pair, to think of the TS68882 as though it is part of the MPU. There are no special restrictions imposed by the co-processor interface, and floating-point arithmetic is coded exactly like integer arithmetic.

8.17 Address Bus (A0 through A4)

These active-high address line inputs are used by the main processor to select the co-processor interface register locations located in the CPU address space. These lines control the register selection as listed in [Table 8-3](#).

When the TS68882 is configured to operate over an 8-bit data bus, the A0 pin is used as an address signal for byte accesses of the co-processor interface registers. When the TS68882 is configured to operate over a 16- or 32-bit system data bus, both the A0 and SIZE pins are strapped high and/or low as listed in [Table 8-4](#).

Table 8-3. Co-processor Interface Register Selection

A4-A0	Offset	Width	Type	Register
0000x	S00	16	Read	Response
0001x	S02	16	Write	Control
0010x	S04	16	Read	Save
0011x	S06	16	R/W	Restore
0100x	S08	16	-	(Reserved)
0101x	S0A	16	Write	Command
0110x	S0C	16	-	(Reserved)
0111x	S0E	16	Write	Condition
100xx	S10	32	R/W	Operand
1010x	S14	16	Read	Register select

Table 8-3. Co-processor Interface Register Selection

A4-A0	Offset	Width	Type	Register
1011x	S16	16	-	(Reserved)
110xx	S18	32	Read	Instruction Address
111xx	S1C	32	R/W	Operand Address

Table 8-4. System Data Bus Size Configuration

A0	Size	Data bus
	Low	8-bit
Low	High	16-bit
High	High	32-bit

8.18 Data Bus (D0 through D31)

This 32-bit, bi-directional, three-state bus serves as the general-purpose data path between the TS68020/TS68030 and the TS68882. Regardless of whether the TS68882 is operated as a co-processor or a peripheral processor, all inter-processor transfers of instruction information, operand data, status information, and requests for service occur as standard TS68000 bus cycles.

The TS68882 will operate over an 8-, 16-, or 32-bit system data bus. Depending upon the system data bus configuration, both the A0 and $\overline{\text{SIZE}}$ pins are configured specifically for the applicable bus configuration. (Refer to ADDRESS BUS (A0 through A4) and SIZE ($\overline{\text{SIZE}}$ for further details).

8.19 Size ($\overline{\text{SIZE}}$)

This active-low input signal is used in conjunction with the A0 pin to configure the TS68882 for operation over an 8-, 16-, or 32-bit system data bus. When the TS68882 is configured to operate over a 16- or 32-bit system data bus, both the $\overline{\text{SIZE}}$ and A0 pins are strapped high and/or low as listed in [Table 8-4](#).

8.20 Address Strobe ($\overline{\text{AS}}$)

This active-low input signal indicates that there is a valid address on the address bus, and both the chip select ($\overline{\text{CS}}$) and read/write (R/W) signal lines are valid).

8.21 Chip Select ($\overline{\text{CS}}$)

This active-low input signal enables the main processor access to the TS68882 co-processor interface registers. When operating the TS68882 as a peripheral processor, the chip select decode is system dependent (i.e., like the chip select on any peripheral). The $\overline{\text{CS}}$ signal must be valid (either asserted or negated) when $\overline{\text{AS}}$ is asserted. Refer to CHIP SELECT TIMING for further discussion of timing restrictions for this signal.

8.22 Read/Write (R/W)

This input signal indicates the direction of a bus transaction (read/write) by the main processor. A logic high (1) indicates a read from the TS68882, and a logic low (0) indicates a write to the TS68882. The R/W signal must be valid when $\overline{\text{AS}}$ is asserted.

8.23 Data Strobe (\overline{DS})

This active-low input signal indicates that there is valid data on the data bus during a write bus cycle.

8.23.1 Data Transfer and Size Acknowledge ($\overline{DSACK0}$, $\overline{DSACK1}$)

These active-low, three-state output signals indicate the completion of a bus cycle to the main processor. The TS68882 asserts both the $\overline{DSACK0}$, and $\overline{DSACK1}$ signals upon assertion of \overline{CS} .

If the bus cycle is a main processor read, the TS68882 asserts $\overline{DSACK0}$ and $\overline{DSACK1}$ signals to indicate that the information on the data bus is valid. (Both DSACK signals may be asserted in advance of the valid data being placed on the bus). If the bus cycle is a main processor write to the TS68882, $\overline{DSACK0}$ and $\overline{DSACK1}$ are used to acknowledge acceptance of the data by the TS68882.

The TS68882 also uses $\overline{DSACK0}$ and $\overline{DSACK1}$ signals to dynamically indicate to the TS68020/TS68030 the “port” size (system data bus width) on a cycle-by-cycle basis. Depending upon which of the two DSACK pins are asserted in a given bus cycle, the TS68020/TS68030 assumes data has been transferred to/from an 8-, 16-, or 32-bit wide data port. Table 8-5 lists the DSACK assertions that are used by the TS68882 for the various bus cycles over the various bus cycles over the various system data bus configurations.

Table 8-5 indicates that all accesses over a 32-bit bus where A4 equals zero are to 16-bit registers. The TS68882 implements all 16-bit co-processor interface registers on data lines D16 - D13 (to eliminate the need for on-chip multiplexers); however, the TS68020/TS68030 expects 16-bit registers that are located in a 32-bit port at odd word addresses (A1 = 1) to be implemented on data lines D0-D15. For accesses to these registers when configured for 32-bit bus operation, the TS68882 generates DSACK signals as listed in Table 8-5 to inform the TS68020/TS68030 of valid data on D16 - D31 instead of D0-D15.

An external holding resistor is required to maintain both $\overline{DSACK0}$ and $\overline{DSACK1}$ high between bus cycles. In order to reduce the signal rise time, the $\overline{DSACK0}$ and $\overline{DSACK1}$ lines are actively pulled up (negated) by the TS68882 following the rising edge of \overline{AS} or \overline{DS} and both DSACK lines are then three-stated (placed in the high-impedance state) to avoid interference with the next bus cycle.

Table 8-5. DSACK Assertions

Data Bus	A4	$\overline{DSACK1}$	$\overline{DSACK2}$	Comments
32-bit	1	L	L	Valid data on D31-D0
32-bit	0	L	H	Valid data on D31-D16
16-bit	x	L	H	Valid data on D31-D16 or D15-D0
8-bit	x	H	L	Valid data on D31-D24, D23-D16, D15-D8, D7-D0
All	x	H	H	Insert Wait States in Current Bus Cycle

8.23.2 Reset (\overline{RESET})

This active-low input signal causes the TS68882 to initialize the floating-point data registers to non-signaling not-a-numbers (NaNs) and clears the floating-point control, status, and instruction address registers.

When performing a power-up reset, external circuitry should keep the \overline{RESET} line asserted to a minimum of four clock cycles after V_{CC} is within tolerance. This assures correct initialization of the TS68882 when power is applied. For compatibility with all TS68000 Family devices, 100 milliseconds should be used as the minimum.

When performing a reset of the TS68882 after V_{CC} has been within tolerance for more than the initial power-up time, the RESET line must have an asserted pulse width which is greater than two clock cycles. For compatibility with all TS68000 Family devices, 10 clock cycles should be used as the minimum.

8.23.3 Clock (CLK)

The TS68882 clock input is a TTL-compatible signal that is internally buffered for development of the internal clock signals. The clock input should be a constant frequency square wave with no stretching or shaping techniques required. The clock should not be gated off at any time and must conform to minimum and maximum period and pulse width times.

8.23.4 Sense Device (SENSE)

This pin may be used optionally as an additional GND pin, or as an indicator to external hardware that the TS68882 is present in the system. This signal is internally connected to the GND of the die, but it is not necessary to connect it to the external ground for correct device operation. If a pullup resistor (which should be larger than 10 k Ω) is connected to this pin location, external hardware may sense the presence of the TS68882 in a system.

8.23.5 Power (V_{CC} and GND)

These pins provide the supply voltage and system reference level for the internal circuitry of the TS68882. Care should be taken to reduce the noise level on these pins with appropriate capacitance decoupling.

8.23.6 No Connect (NC)

One pin of the TS68882 package is designated as a no connect (NC). This pin position is reserved for future use, and should not be used for signal routing or connected to V_{CC} or GND.

8.23.7 Interfacing Methods

TS68882/TS68020 or TS68030 interfacing

The following paragraphs describe how to connect the TS68882 to a TS68020 or TS68030 for co-processor operation via an 8-, 16-, or 32-bit data bus.

8.23.8 32-bit Data Bus Co-processor Connection

[Figure 8-9](#) illustrates the co-processor interface connection of a TS68882 to a TS68020/TS68030 via a 32-bit data bus. The TS68882 is configured to operate over a 32-bit data bus when both the A0 and SIZE pins are connected to V_{CC} .

8.23.9 16-bit Data Bus Co-processor Connection

[Figure 8-10](#) illustrates the co-processor interface connection of a TS68882 to a TS68020/TS68030 via a 16-bit data bus. The TS68882 is configured to operate over a 16-bit data bus when the SIZE pin is connected to V_{CC} , and the A0 pin is connected to GND. The sixteen least significant data pins (D0-D15) must be connected to the sixteen most significant data pins (D16 - D31) when the TS68882 is configured to operate over a 16-bit data bus (i.e., connect D0 to D16, D1 to D17,... and D15 to D31). The DSACK pins of the two devices are directly connected, although it is not necessary to connect the DSACK0 pin since the TS68882 never asserts it in this configuration.

8.23.10 8-bit Data Bus Co-processor Connection

Figure 8-11 illustrates the connection of a TS68882 to a TS68020/TS68030 as a co-processor over an 8-bit data bus. The TS68882 is configured to operate over an 8-bit data bus when the \overline{SIZE} pin is connected to GND. The twenty four least significant data pins (D0-D23) must be connected to eight most significant data pins (D24-D31) when the TS68882 is configured to operate over an 8-bit data bus (i.e., connect D0 to D8, D16 to D24; D1 to D9, D17, and D15;... and D7 to D15, D23 and D31). The \overline{DSACK} pins of the two devices are directly connected, although it is not necessary to connect the $\overline{DSACK1}$ pin since the TS68882 never asserts it in this configuration.

• **TS68882/TS68000/TS68008/TS68010 Interfacing**

The following paragraphs describe how to connect the TS68882 to a TS68000, TS68008, or TS68010 processor for operation as a peripheral via an 8- or 16-bit data bus.

8.23.11 16-bit Data Peripheral Processor Connection

Figure 8-12 illustrates the connection of a TS68882 to a TS68000 or TS68010 as a peripheral processor over an 16-bit data bus. The TS68882 is configured to operate over an 16-bit data bus when the \overline{SIZE} pin is connected to V_{CC} , and the A0 pin is connected to GND. The sixteen least significant data pins (D0-D15) must be connected to the sixteen most significant data pins (D16 - D31) when the TS68882 is configured to operate over an 16-bit data bus (i.e., connect D0 to D16, D1 to D17,... and D15 to D31). The $\overline{DSACK1}$ pin of the TS68882, is connected to the \overline{DTACK} pin of the main processor, and the $\overline{DSACK0}$ pin is not used.

When connected as a peripheral processor, the TS68882 chip select (\overline{CS}) decode is system dependent. If the TS68000 is used as the main processor, the TS68882 \overline{CS} must be decoded in the supervisor or user data spaces. However, if the TS68010 is used as the main processor, the MOVES instruction may be used to emulate any CPU space access that the TS68020/co-processorTS68030 generates for co-processor communications. Thus, the \overline{CS} decode logic for such systems may be the same as in a TS68020/TS68030 systems, such that the TS68882 will not use any part of the data address spaces.

Figure 8-9. 32-bit Data Bus co-processor Connection




Figure 8-10. 16-bit Data Bus co-processor Connection




Figure 8-11. 8-bit Data Bus Co-processor Connection




Figure 8-12. 16-bit Data Bus Peripheral Processor Connection





Figure 8-13. 8-bit Data Bus Peripheral Processor Connection



8.23.12 8-bit Data Bus Peripheral Processor Connection

Figure 8-13 illustrates the connection of a TS68882 to a TS68008 as a peripheral processor over an 8-bit data bus. The TS68882 is configured to operate over an 8-bit data bus when the $\overline{\text{SIZE}}$ pin is connected to GND. The eight least significant data pins (D0-D7) must be connected to the twenty four most significant data pins (D8-D31) when the TS68882 is configured to operate over an 8-bit data bus (i.e., connect D0 to D8, D16 and D24; D1 to D9, D17, and D25;... and D7 to D 15, D 23, and D31). The $\overline{\text{DSACK0}}$ pin of the TS68882 is connected to the $\overline{\text{DTACK}}$ pin of the TS68008, and the $\overline{\text{DSACK1}}$ pin is not used.

When connected as a peripheral processor, the TS68882 chip select ($\overline{\text{CS}}$) decode is system dependent, and the $\overline{\text{CS}}$ must be decoded in the supervisor or user data spaces.

9. Preparation For Delivery

9.1 Certificate of Compliance

e2v-Grenoble offers a certificate of compliance with each shipment of parts, affirming the products are in compliance with MIL-STD-883 and guaranteeing the parameters are tested at extreme temperatures for the entire temperature range.


10. Handling

Devices must be handled with certain precautions to avoid damage due to accumulation of static charge. Input protection devices have been designed in the chip to minimize the effect of this static buildup. However, the following handling practices are recommended:

- a) Device should be handled on benches with conductive and grounded surface.
- b) Ground test equipment, tools and operator.
- c) Do not handle devices by the leads.
- d) Store devices in conductive foam or carriers.
- e) Avoid use of plastic, rubber, or silk.
- f) Maintain relative humidity above 50%, if practical.


11. Package Mechanical Data

Figure 11-1. 68-lead CPGA



- Notes:
1. Dimensions A and B are datums and T S datum surface.
 2. Positional tolerance for leads 168 places:
 $\theta|\phi 0,13(0,005)|T, A (5)IB (5)$
 3. Dimensioning and tolerancing per AN5I Y14 5M 1982.
 4. Controlling dimension: INCH.

Figure 11-2. 68-lead CQFP



12. Ordering Information

TS 68882 x xx y x nnn

Product Code ⁽¹⁾	Part Identifier	Temperature Range ⁽¹⁾	Package ⁽¹⁾	Hirel Lead finish	Screening Level	Speed
TS(X) ⁽²⁾	68882	M: -55/+125°C V: -40/+85°C	R: Pin grid array 68 F: CQFP 68	1: Hot solder dip (883C) ⁽¹⁾ Blank: Gold	Blank: Standard B/C = MIL STD 883 Class B	16: 16,67 MHz 20: 20 MHz 25: 25 MHz 33: 33,33 MHz

- Notes:
1. For availability of the different versions, contact your local e2v sales office.
 2. The letter X in the part number designates a "Prototype" product that has not been qualified by e2v. Reliability of a PCX part-number is not guaranteed and such part-number shall not be used in Flight Hardware. Product changes may still occur while shipping prototypes.

Table 12-1. Standard Microcircuit Drawing (SMD) Cross-Reference

e2v Orderable Part-Number	Standard Microcircuit Drawing (SMD) Number	Standard	Package	Lead-Finish	Temperature	Frequency (MHz)
TS68882MRB/C16	5962-8946301XC	MIL-PRF-38535	PGA 68	Gold	-55°C/+125°C	16.67
TS68882MRB/C20	5962-8946302XC	MIL-PRF-38535	PGA 68	Gold	-55°C/+125°C	20
TS68882MRB/C25	5962-8946303XC	MIL-PRF-38535	PGA 68	Gold	-55°C/+125°C	25
TS68882MRB/C33	5962-8946304XC	MIL-PRF-38535	PGA 68	Gold	-55°C/+125°C	33.33
TS68882MR1B/C16	5962-8946301XA	MIL-PRF-38535	PGA 68	Sn63Pb37	-55°C/+125°C	16.67
TS68882MR1B/C20	5962-8946302XA	MIL-PRF-38535	PGA 68	Sn63Pb37	-55°C/+125°C	20
TS68882MR1B/C25	5962-8946303XA	MIL-PRF-38535	PGA 68	Sn63Pb37	-55°C/+125°C	25
TS68882MR1B/C33	5962-8946304XA	MIL-PRF-38535	PGA 68	Sn63Pb37	-55°C/+125°C	33.33
TS68882MFB/C16	5962-8946301YC	MIL-PRF-38535	CQFP 68	Gold	-55°C/+125°C	16.67
TS68882MFB/C20	5962-8946302YC	MIL-PRF-38535	CQFP 68	Gold	-55°C/+125°C	20
TS68882MFB/C25	5962-8946303YC	MIL-PRF-38535	CQFP 68	Gold	-55°C/+125°C	25
TS68882MFB/C33	5962-8946304YC	MIL-PRF-38535	CQFP 68	Gold	-55°C/+125°C	33.33
TS68882MF1B/C16	5962-8946301YA	MIL-PRF-38535	CQFP 68	Sn63Pb37	-55°C/+125°C	16.67
TS68882MF1B/C20	5962-8946302YA	MIL-PRF-38535	CQFP 68	Sn63Pb37	-55°C/+125°C	20
TS68882MF1B/C25	5962-8946303YA	MIL-PRF-38535	CQFP 68	Sn63Pb37	-55°C/+125°C	25
TS68882MF1B/C33	5962-8946304YA	MIL-PRF-38535	CQFP 68	Sn63Pb37	-55°C/+125°C	33.33

13. Document Revision History

Table 13-1 provides a revision history for this hardware specification.

Table 13-1. Document Revision History

Revision Number	Date	Substantive Change(s)
B	06/2007	Name change from Atmel to e2v Ordering information update
A	04/2002	Initial revision



How to reach us

Home page: www.e2v.com

Sales Office:

Northern Europe

e2v ltd

106 Waterhouse Lane
Chelmsford
Essex CM1 2QU
England
Tel: +44 (0)1245 493493
Fax: +44 (0)1245 492492
E-Mail: enquiries@e2v.com

Southern Europe

e2v sas

16 Burospace
F-91572 Bièvres
Cedex
France
Tel: +33 (0) 16019 5500
Fax: +33 (0) 16019 5529
E-Mail: enquiries-fr@e2v.com

Germany and Austria

e2v gmbh

Industriestraße 29
82194 Gröbenzell
Germany
Tel: +49 (0) 8142 41057-0
Fax: +49 (0) 8142 284547
E-Mail: enquiries-de@e2v.com

Americas

e2v inc.

4 Westchester Plaza
Elmsford
NY 10523-1482
USA
Tel: +1 (914) 592 6050 or
1-800-342-5338,
Fax: +1 (914) 592-5148
E-Mail: enquiries-na@e2v.com

Asia Pacific

e2v

Bank of China Tower
30th floor office 7
1 Garden Rd Central
Hong Kong
Tel: +852 2251 8227/8/9
Fax: +852 2251 8238
E-Mail: enquiries-hk@e2v.com

Product Contact:

e2v

Avenue de Rochepleine
BP 123 - 38521 Saint-Egrève Cedex
France
Tel: +33 (0)4 76 58 30 00
Hotline:
std-hotline@e2v.com

Whilst e2v has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. e2v accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.