# TECHNICAL MANUAL

# LSISAS1064 PCI-X to 4-Port Serial Attached SCSI/SATA Controller

October 2005 Version 3.2



DB14-000274-05

This document contains proprietary information of LSI Logic Corporation. The information contained herein is not to be used by or disclosed to third parties without the express written permission of an officer of LSI Logic Corporation.

LSI Logic products are not intended for use in life-support appliances, devices, or systems. Use of any LSI Logic product in such applications without written consent of the appropriate LSI Logic officer is prohibited.

Purchase of  $I^2C$  components of LSI Logic Corporation, or one of its sublicensed Associated Companies, conveys a license under the Philips  $I^2C$  Patent Rights to use these components in an  $I^2C$  system, provided that the system conforms to the  $I^2C$  standard Specification as defined by Philips.

Document DB14-000274-05, Version 3.2 (October 2005) This document describes the LSI Logic Corporation's LSISAS1064 Serial Attached SCSI Controller and will remain the official reference source for all revisions/releases of this product until rescinded by an update.

LSI Logic Corporation reserves the right to make changes to any products herein at any time without notice. LSI Logic does not assume any responsibility or liability arising out of the application or use of any product described herein, except as expressly agreed to in writing by LSI Logic; nor does the purchase or use of a product from LSI Logic convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of LSI Logic or third parties.

Copyright © 2003–2005 by LSI Logic Corporation. All rights reserved.

#### TRADEMARK ACKNOWLEDGMENT

LSI Logic, the LSI Logic logo design, Fusion-MPT, Gflx, GigaBlaze, Integrated Mirroring, Integrated RAID, and Integrated Striping are trademarks or registered trademarks of LSI Logic Corporation. ARM, ARM9, ARM966E-S, and Multi-ICE are trademarks or registered trademarks of ARM Ltd., used under license. All other brand and product names may be trademarks of their respective companies.

JM

To receive product literature, visit us at http://www.lsilogic.com.

For a current list of our distributors, sales offices, and design resource centers, view our web page located at

http://www.lsilogic.com/contacts/index.html

# Preface

This book is the primary reference and technical manual for the LSISAS1064 PCI-X to 4-Port Serial Attached SCSI/SATA Controller. It contains a complete functional description for the LSISAS1064, as well as the physical and electrical specifications for the LSISAS1064.

#### Audience

This document assumes that you are familiar with microprocessors and related support devices. The people who benefit from this book are:

- Engineers and managers who are evaluating the LSISAS1064 for use in a system
- Engineers who are designing the LSISAS1064 into a system

#### Organization

This document has the following chapters and appendixes:

- Chapter 1, Introduction, provides an overview of the LSISAS1064 features and capabilities.
- Chapter 2, Functional Description, provides a detailed functional description of the LSISAS1064 operation. This chapter describes the LSISAS1064 implementations of the PCI, PCI-X, and SAS specifications.
- Chapter 3, Signal Description, provides a detailed signal description for the LSISAS1064.
- Chapter 4, PCI Host Register Description, provides a bit level description of the host interface registers.
- Chapter 5, **Specifications**, provides the electrical and physical specifications for the LSISAS1064.

 Appendix A, Register Summary, provides a register map for the LSISAS1064.

### **Related Publications**

#### LSI Logic Documents

Fusion-MPT<sup>™</sup> Device Management User's Guide, Version 2.0, DB15-000186-02

#### LSI Logic World Wide Web Home Page

www.lsilogic.com

#### ANSI

11 West 42nd Street New York, NY 10036 (212) 642-4900

InterNational Committee on Information Technology Standards (INCITIS) T10 Technical Committee http://www.t10.org

#### **Global Engineering Documents**

15 Inverness Way East Englewood, CO 80112 (800) 854-7179 or (303) 397-7956 (outside U.S.) FAX (303) 397-2740

#### **PCI Special Interest Group**

2575 N. E. Katherine Hillsboro, OR 97214 (800) 433-5177; (503) 693-6232 (International); FAX (503) 693-8344

#### Serial ATA Working Group

http://www.serialata.org Email: info@serialata.org

## Philips I<sup>2</sup>C Bus Specification

http://www.semiconductors.philips.com

#### SFF-8485 Serial GPIO Bus Specification

http://www.sffcommittee.org

### **Conventions Used in This Manual**

The word *assert* means to drive a signal true or active. The word *deassert* means to drive a signal false or inactive. Signals that are active LOW end with a "/."

Hexadecimal numbers are indicated by the prefix "0x" —for example, 0x32CF. Binary numbers are indicated by the prefix "0b" —for example, 0b0011.0010.1100.1111.

## **Revision History**

Revision	Date	Remarks	
Final Version 3.2	9/2005	Updated external memory diagrams. Removed references to Serial EEPROM as it is not supported with this device.	
Final Version 3.1	3/2005	Added I <sup>2</sup> C and SFF-8485 specifications to the list of references. Jpdated IR wording in Chapter 1. Added SAS version 1.1 feature compliance statement to Chapter 1. Jpdated Section 2.8, "Multi-ICE Test Interface," by removing the TST_RST/ signal from the test header pinout. Corrected a typo in Table 4.1. Added a footnote to Table 5.2.	
Final Version 3.0	11/2004	Added 2 kV ESD information.	
Preliminary Version 2.0	11/2004	Updated PCI and Power Management specification revision numbers. Updated PCI 5 V tolerance information. Updated ZCR information. Updated REFCLK_B signal description. Updated operating conditions data. Updated signal power data.	
Advance Version 0.3	1/2004	Updated Table 4.5, the PCI-X Command register default value, and the PCI-X Status register default value.	
Advance Version 0.2	12/2003	Initial release of document.	

# Contents

Chapter 1	Intro	duction		
-	1.1	Genera	al Description	1-1
	1.2	Benefit	s of SAS	1-4
	1.3	Benefit	s of the Fusion-MPT Architecture	1-5
	1.4	Benefit	s of PCI-X	1-6
	1.5	Benefit	s of GigaBlaze <sup>®</sup> Transceivers	1-7
	1.6	Summa	ary of LSISAS1064 Features	1-7
		1.6.1	SAS Features	1-7
		1.6.2	SATA Features	1-8
		1.6.3	PCI Performance	1-8
		1.6.4	Integration	1-9
		1.6.5	Usability	1-10
		1.6.6	Flexibility	1-10
		1.6.7	Reliability	1-10
		1.6.8	Testability	1-11
Chapter 2	Fund	ctional D	escription	
	2.1	Block [	Diagram Description	2-2
		2.1.1	Host Interface Module Description	2-3
		2.1.2	Quad Port	2-6
		2.1.3	Context RAM	2-7
	2.2	Fusion	-MPT Architecture Overview	2-7
	2.3	PCI Fu	inctional Description	2-8
		2.3.1	PCI Addressing	2-9
		2.3.2	PCI Commands and Functions	2-10
		2.3.3	PCI Arbitration	2-15
		2.3.4	PCI Cache Mode	2-15
		2.3.5	PCI Interrupts	2-16
		2.3.6	Power Management	2-16

	2.4	SAS Functional Description	2-17
	2.5	External Memory Interface	2-19
		2.5.1 Memory Requirements	2-19
		2.5.2 Flash ROM Controller	2-20
		2.5.3 NVSRAM Controller	2-22
	2.6	Zero Channel RAID	2-23
	2.7	Universal Asynchronous Receiver/Transmitter (UART)	2-24
	2.8	Multi-ICE Test Interface	2-25
Chapter 3	Signa	al Description	
	3.1	Signal Organization	3-1
	3.2	PCI Signals	3-4
		3.2.1 PCI System Signals	3-4
		3.2.2 PCI Address and Data Signals	3-4
		3.2.3 PCI Interface Control Signals	3-5
		3.2.4 PCI Arbitration Signals	3-5
		3.2.5 PCI Error Reporting Signals	3-5
		3.2.6 PCI Interrupt Signals	3-6
	3.3	PCI-Related Signals	3-6
	3.4	Compact PCI Signals	3-7
	3.5	SAS Signals	3-7
	3.6	Memory Interface Signals	3-8
	3.7	Communication Signals	3-9
	3.8	Configuration and General Purpose Signals	3-10
	3.9	JTAG and Test Signals	3-11
	3.10	Power Signals	3-12
	3.11	Power-On Sense Pins Description	3-13
	3.12	Internal Pull-Ups and Pull-Downs	3-16
Chapter 4	PCI H	lost Register Description	
	4.1	PCI Configuration Space Register Description	4-1
	4.2	PCI I/O Space and Memory Space Register Description	4-32
Chapter 5	Spec	ifications	
	5.1	DC Characteristics	5-1
	5.2	AC Characteristics	5-8
	5.3	External Memory Timing Diagrams	5-10

	<ul><li>5.4 Pinout</li><li>5.5 Package Drawings</li></ul>	5-12 5-20
Appendix A	Register Summary	
	Index	
	Customer Feedback	

## Figures

1.1	LSISAS1064 Direct-Connect Example Application	1-3
1.2	LSISAS1064 Controller and LSISASx12 Expander	
	Example Application	1-3
2.1	LSISAS1064 Controller Block Diagram	2-3
2.2	Transceivers within a Phy	2-17
2.3	Narrow and Wide Links	2-18
2.4	SSP, STP, and SMP Protocol Usage	2-19
2.5	Flash ROM Block Diagram	2-21
2.6	NVSRAM Block Diagram	2-23
2.7	ZCR Circuit Diagram for the LSISAS1064	2-24
3.1	LSISAS1064 Functional Signal Grouping	3-3
5.1	External Clock	5-8
5.2	Reset Input	5-9
5.3	Interrupt Output	5-9
5.4	Flash Write	5-10
5.5	Flash Read	5-11
5.6	NV Read	5-11
5.7	NV Write	5-12
5.8	LSISAS1064 472-Pin BGA Top View	5-18
5.9	472-Pin EPBGA-T (UO) Mechanical Drawing	
	(Sheet 1 of 3)	5-21

## Tables

2.1	PCI/PCI-X Bus Commands and Encodings	2-10
2.2	Flash ROM Signature Value	2-21
2.3	ARM Multi-ICE Header Pinout	2-25
3.1	PCI System Signals	3-4
3.2	PCI Address and Data Signals	3-4
3.3	PCI Interface Control Signals	3-5
3.4	PCI Arbitration Signals	3-5
3.5	PCI Error Reporting Signals	3-5
3.6	PCI Interrupt Signals	3-6
3.7	PCI-Related Signals	3-6
3.8	CompactPCI Signals	3-7
3.9	SAS Interface Signals	3-7
3.10	Memory Interface Signals	3-8
3.11	UART and I <sup>2</sup> C Signals	3-9
3.12	Configuration and General Purpose Signals	3-10
3.13	Test and JTAG Signals	3-11
3.14	Power and Ground Signals	3-12
3.15	Power-On Sense Pin Definitions	3-14
3.16	Pull-Up and Pull-Down Conditions	3-16
4.1	LSISAS1064 PCI Configuration Space Address Map	4-2
4.2	Multiple Message Enable Field Bit Encoding	4-21
4.3	BIR Field Definitions	4-26
4.4	Maximum Outstanding Split Transactions	4-28
4.5	Maximum Memory Read Count	4-29
4.6	PCI I/O Space Address Map	4-33
4.7	PCI Memory [0] Address Map	4-33
4.8	PCI Memory [1] Address Map	4-33
4.9	Interrupt Signal Routing	4-40
5.1	Absolute Maximum Stress Ratings	5-2
5.2	Operating Conditions	5-2
5.3	GigaBlaze Transmitter Voltage Characteristics –	
	TX[3:0]	5-2
5.4	GigaBlaze Receiver Voltage Characteristics – RX[3:0]	5-3
5.5	GigaBlaze Transceiver Rise/Fall Characteristics –	
	TX[3:0], RX[3:0]	5-3
5.6	PCI-X Input Signals – CLK, RST/, GNT/, IDSEL,	_
	ALT_GNT/, CPCI64_EN/	5-3

5.7	PCI-X Output Signals – REQ/, INTA/, ALT_INTA/	5-3
5.8	PCI-X Bidirectional Signals - AD[63:0], C_BE[7:0]/,	
	CPCI_ENUM/, PAR, PAR64, ACK64/, REQ64/, FRAME/,	
	IRDY/, TRDY/, DEVSEL/, STOP/, PERR/, SERR/	5-3
5.9	Inputs – ZCR_EN/, CPCI_EN/, TN/, UART_RX	5-4
5.10	Inputs – CPCI_SWITCH, MODE[5:0], SCAN_ENABLE,	
	SCAN_MODE	5-4
5.11	Schmitt Trigger Inputs – TST_RST/, TCK, TRST/, TDI,	
	TMS, TCK_ICE, TRST_ICE/, TDI_ICE, TMS_ICE	5-4
5.12	Schmitt Trigger Inputs – REFCLK_B, FSELA	5-5
5.13	10 mA, 3-State Outputs – CPCI_LED/, HB_LED/,	
	FAULT_LED[3:0]/, ACTIVE_LED[3:0]/	5-5
5.14	5 mA, 3-State Outputs – TDO, TDO_ICE, RTCK_ICE	5-5
5.15	8 mA Outputs – MCLK, ADSC/, ADV/	5-5
5.16	5 mA Outputs – UART_TX	5-5
5.17	4 mA Outputs – PROCMON	5-6
5.18	8 mA Bidirectional Signals – MAD[31:0]	5-6
5.19	8 mA Bidirectional Signals – MADP[3:0]	5-6
5.20	8 mA Bidirectional Signals – MOE[1:0]/, MWE[1:0]/,	
	BWE[3:0]/, NVSRAM_CS/, PSBRAM_CS/, FLASH_CS/	5-6
5.21	5 mA Bidirectional Signals – SERIAL_CLK,	
	SERIAL_DATA, ISTWI_CLK, ISTWI_DATA, GPIO[3:0],	
	TMUX_SPARE[7:0]	5-7
5.22	PECL Buffer Signals – REFCLK_P, REFCLK_N	5-7
5.23	Capacitance	5-7
5.24	External Clock	5-8
5.25	Reset Input	5-9
5.26	Interrupt Output	5-9
5.27	Flash Write Timing Parameters	5-10
5.28	Flash Read Timing Parameters	5-10
5.29	NVRAM Read Timing Parameters	5-11
5.30	NVRAM Write Timing Parameters	5-12
5.31	Listing by Signal Name	5-13
5.32	Listing by Pin Number	5-15
A.1	LSISAS1064 PCI Configuration Space Registers	A-1
A.2	LSISAS1064 PCI I/O Space Registers	A-3
A.3	LSISAS1064 PCI Memory [0] Space Registers	A-4

# Chapter 1 Introduction

The LSISAS1064 is a four-port 3.0 Gbit/s SAS/SATA controller that is compliant with the Fusion-MPT<sup>TM</sup> architecture, provides a PCI-X interface, and supports the Integrated RAID<sup>TM</sup> solution. This chapter contains the following sections:

- Section 1.1, "General Description"
- Section 1.2, "Benefits of SAS"
- Section 1.3, "Benefits of the Fusion-MPT Architecture"
- Section 1.4, "Benefits of PCI-X"
- Section 1.5, "Benefits of GigaBlaze<sup>®</sup> Transceivers"
- Section 1.6, "Summary of LSISAS1064 Features"

## 1.1 General Description

The LSISAS1064 controller brings 3.0-Gbit/s SAS performance to host adapter, workstation, and server designs, making it easy to add a SAS interface to any PCI or PCI-X<sup>1</sup> system. The LSISAS1064 integrates four high-performance SAS/SATA phys and a 64-bit, 133 MHz PCI-X bus master DMA core. Each of the four phys on the LSISAS1064 is capable of 3.0 Gbit/s and 1.5 Gbit/s SAS link rates, and 3.0 Gbit/s and 1.5 Gbit/s SAS link rates, and 3.0 Gbit/s and 1.5 Gbit/s SATA link rates. The LSISAS1064 supports the SAS protocol as described in the Serial Attached SCSI Standard, version 1.0, as well as SAS 1.1 features, such as support for the BROADCAST (SES) primitive and support for SATA port selectors. The controller also supports the Serial ATA (SATA) protocol defined by the Serial ATA specification,

<sup>1.</sup> In some instances, this manual references PCI-X explicitly. References to the PCI bus may be inclusive of both the PCI specification and PCI-X addendum, or may only refer to the PCI bus depending on the operating mode of the device.

version 1.0a. SATA II is an extension to SATA 1.0a. LSI Logic SAS/SATA controllers also support the following SATA II features:

- 3.0 Gbit/s SATA
- Staggered spin-up
- Hot Plug
- Native Command Queuing
- Activity and fault indicators per phy
- Port Selector (for dual-port drives)

Supporting both the SAS and SATA interfaces, the LSISAS1064 is a versatile controller that provides the backbone of both server and highend workstation environments. LSI Logic produces the LSISAS1064 using the Gflx<sup>™</sup> process technology.

Each port on the LSISAS1064 supports SAS and SATA devices using the SAS Serial SCSI Protocol (SSP), Serial Management Protocol (SMP), Serial Tunneling Protocol (STP), and SATA. The SSP protocol enables communication with other SAS devices. SATA enables the LSISAS1064 to communicate with other SATA devices. The SMP protocol communicates topology management information directly with an attached SAS expander device, such as the LSISAS1064 to communicate with a SATA device through an attached expander.

The LSISAS1064 supports a 133 MHz, 64-bit PCI-X bus. With the exception that the PCI interface is not tolerant of 5 V PCI, the interface is backward compatible with all revisions of the PCI/PCI-X bus. The LSISAS1064 supports PCI-X split completion cycles and 32-bit or 64-bit data bursts with variable burst length. The LSISAS1064 supports the *PCI-X Addendum to the Peripheral Components Interface Specification, Revision 2.0,* and the *Peripheral Components Interface Specification, Revision 3.0.* 

Figure 1.1 shows a direct-connect configuration. Figure 1.2 provides an example of the LSISAS1064 configured with an LSISASx12 expander.





Figure 1.1 LSISAS1064 Direct-Connect Example Application





The LSISAS1064 employs an ARM926 processor to meet the data transfer flexibility requirements of the host interface PCI-X specifications.

The LSISAS1064 is based on the Fusion-MPT (Message Passing Technology) architecture, which features a performance based message passing protocol that off loads the host CPU by completely managing all I/Os and minimizes system bus overhead by coalescing interrupts. The Fusion-MPT architecture requires only a thin, easy to develop device drivers that is independent of the I/O bus. LSI Logic provides these device drivers.

The LSISAS1064 supports a 32-bit external memory bus. The external memory controller block provides an interface for Flash ROM, NVSRAM, and PSBRAM devices. Most configurations use a Flash ROM to store firmware, configuration information, and persistent data information.

The LSISAS1064 supports the Integrated RAID solution, which is a highly integrated, low cost RAID implementation. It is designed for systems requiring redundancy and high availability, but not needing a full-featured RAID implementation. The Integrated RAID solution includes Integrated Mirroring<sup>™</sup> (IM) technology and Integrated Striping<sup>™</sup> (IS) technology. IM technology provides physical mirroring of eight physical drives. IM technology requires an NVSRAM to support write journaling. IS technology enables data striping across up to eight physical drives. The Integrated RAID solution is OS independent, easy to install and configure, supports up to eight drives at RAID Level 0, and does not require a special driver. The runtime operation of the Integrated RAID solution is transparent to the operating system. A single firmware build supports all Integrated RAID capabilities. The LSISAS1064 also provides Zero Channel RAID (ZCR) support.

The IR firmware requires a configuration mechanism, which enables configuration of the mirroring attributes during initial setup or reconfiguration after hardware failures or changes in the system environment. Use the LSI Logic BIOS Configuration Utility or the IM DOS Configuration Utility to configure the IR firmware attributes. Host based status software monitors the state of the mirrored drives and reports error conditions as they arise.

## 1.2 Benefits of SAS

SAS is a serial, point-to-point, enterprise-level device interface that leverages the proven SCSI protocol set. SAS is a convergence of the

advantages of SATA, SCSI, and FC, and is the future mainstay of the enterprise and high-end workstation storage markets. SAS offers a higher bandwidth per pin than parallel SCSI, and improves signal and data integrity.

The SAS interface uses the proven SCSI command set to ensure reliable data transfers, while providing the connectivity and flexibility of point-topoint serial data transfers. The serial transmission of SCSI commands eliminates clock skew challenges. The SAS interface provides improved performance, simplified cabling, smaller connectors, lower pin count, and lower power requirements when compared to parallel SCSI.

SAS controllers leverage a common electrical and physical connection interface that is compatible with Serial ATA technology. The SAS and SATA protocols use a thin, 7-wire connector instead of the 68-wire SCSI cable or 26-wire ATA cable. The SAS/SATA connector and cable are easier to manipulate, allow connections to smaller devices, and do not inhibit airflow. The point-to-point SATA architecture eliminates inherent difficulties created by the legacy ATA master-slave architecture, while maintaining compatibility with existing ATA firmware.

The LSISAS1064 can function as an SSP initiator, an SSP target, an SMP initiator, an STP initiator, or a SATA initiator. The LSISAS1064 uses SSP to communicate with other SAS devices, and uses SMP to communicate topology management information with other SAS devices. STP communicates with SATA devices by tunneling through SAS expanders directly to the SATA device or by using the SATA protocol to communicate directly with the SATA device.

# **1.3 Benefits of the Fusion-MPT Architecture**

The Fusion-MPT architecture provides an open architecture that is ideal for SAS, SATA, SCSI, Fibre Channel, and other emerging interfaces. The I/O interface is interchangeable at the system and application level; embedded software uses the same device interface for different bus implementations, just as application software uses the same storage management interfaces for different bus implementations. LSI Logic provides Fusion-MPT device drivers that are binary compatible between SAS, SATA, Fibre Channel, and Ultra320 SCSI interfaces. The Fusion-MPT architecture improves overall system performance by requiring only a thin device driver, which off loads the intensive work of managing I/Os from the system processor to the LSISAS1064. The use of thin, easy to develop, common OS device drivers accelerates time to market by reducing device driver development and certification times.

The Fusion-MPT architecture provides an interrupt coalescing feature. Interrupt coalescing allows an I/O controller to send multiple reply messages in a single interrupt to the host processor. Sending multiple reply messages per interrupt reduces context switching of the host processor and maximizes the host processor efficiency, which results in a significant improvement of system performance. To use the interrupt coalescing feature, the host processor must be able to accept and manage multiple replies per interrupt.

The Fusion-MPT architecture also provides built-in device driver stability since the device driver need not change for each revision of the LSISAS1064 silicon or firmware. This architecture is a reliable, constant interface between the host device driver and the LSISAS1064. Changes within the LSISAS1064 are transparent to the host device driver, operating system, and user. The Fusion-MPT architecture also saves the user significant development and maintenance effort since it is not necessary to alter or redevelop the device driver when a revision of the LSISAS1064 device or firmware occurs.

## 1.4 Benefits of PCI-X

PCI-X doubles the maximum clock frequency of the conventional PCI bus. The *PCI-X* Addendum to the *PCI* Local Bus Specification, *Revision 2.0*, defines enhancements to the proven *PCI* Local Bus Specification, *Revision 3.0*. PCI-X provides more efficient data transfers by enabling registered inputs and outputs, improves buffer management by including transaction information with each data transfer, and reduces bus overhead by restricting the use of wait states and disconnects. PCI-X also reduces host processor overhead by providing a wide range of error recovery implementations.

The LSISAS1064 supports up to a 133 MHz, 64-bit PCI-X bus and is backwards compatible with previous versions of the PCI/PCI-X specification. Per the PCI-X addendum, the LSISAS1064 includes

transaction information with all PCI-X transactions to enable more efficient buffer management schemes. Each PCI-X transaction contains a transaction sequence identifier (Tag), the identity of the initiator, and the number of bytes in the sequence. The LSISAS1064 clocks PCI-X data directly into and out of registers, which creates a more efficient data path. The LSISAS1064 increases bus efficiency since it does not insert wait states after the initial data phase when acting as a PCI-X target and never inserts wait states when acting as a PCI-X initiator.

# 1.5 Benefits of GigaBlaze<sup>®</sup> Transceivers

The GigaBlaze transceivers provide the physical layer for the LSISAS1064 controller and are a proven component of LSI Logic semiconductor expertise. The Gflx GigaBlaze transceivers are the fifth generation of the LSI Logic GigaBlaze core. The GigaBlaze transceivers provide full-duplex, point-to-point communications channels that can operate at 3.0/1.5 Gbits/s SAS/SATA transfer rates.

The integrated GigaBlaze transceivers perform the 8b/10b conversion that is necessary for SAS and SATA transfers, without burdening either the LSISAS1064 ARM<sup>®</sup> processor or the host interface. The transmitter accepts parallel data, serializes it, and transmits it on the differential TX+/TX- signals. The receiver recovers the clock and deserializes the data from the bitstream that it receives on the RX+/RX- signals. Because the transceiver and receiver operate independently, the GigaBlaze transceivers can send and receive data simultaneously, which maximizes system performance. The GigaBlaze transceivers also provide integrated internal termination.

## 1.6 Summary of LSISAS1064 Features

This section provides a summary of the LSISAS1064 features and benefits. It contains information on SAS Features, SATA Features, PCI Performance, Integration, Usability, Flexibility, Reliability, and Testability.

## 1.6.1 SAS Features

This section describes the SAS features.

- Provides 4 fully independent phys
- Each phy supports 3.0 Gbits/s and 1.5 Gbits/s SAS data transfers
- Supports SSP to enable communication with other SAS devices
- Supports SMP to communicate topology management information
- Provides a serial, point-to-point, enterprise-level storage interface
- Simplifies cabling between devices
- Provides a scalable interface that supports up to 128 devices through multiple expanders
- Supports wide ports consisting of 2, 3, or 4 phys
- Supports narrow ports consisting of a single phy
- Transfers data using SCSI information units

## 1.6.2 SATA Features

This section describes the SATA features.

- Supports SATA data transfers of 3.0 Gbit/s and 1.5 Gbits/s
- Supports STP data transfers of 3.0 Gbits/s and 1.5 Gbits/s
- Provides a serial, point-to-point storage interface
- Simplifies cabling between devices
- Eliminates the Master-Slave construction used in parallel ATA
- Allows addressing of multiple SATA targets through an expander
- Allows multiple initiators to address a single target (in a fail-over configuration) through an expander

## 1.6.3 PCI Performance

The LSISAS1064 supports these PCI features:

- 133 MHz, 64-bit PCI/PCI-X interface that:
  - Operates up to 133 MHz PCI-X
  - Operates at 33 MHz or 66 MHz PCI
  - Supports 32-bit or 64-bit data transfers

- Supports 32-bit or 64-bit addressing through Dual Address Cycles (DAC)
- Provides a theoretical 1066 Mbytes/s PCI bandwidth
- Supports 3.3 V PCI, and is not 5 V PCI tolerant
- Complies with the PCI Local Bus Specification, Revision 3.0
- Complies with the PCI-X Addendum to the PCI Local Bus Specification, Revision 2.0
- Complies with the *PCI Power Management Interface Specification*, Revision 1.2
- Complies with the PC2001 Specification
- Provides unequaled performance through the Fusion-MPT architecture
- Provides high throughput and low CPU utilization to off load the host processor
- Uses a dedicated ARM926 processor
- Presents a single electrical load to the PCI Bus
- Reduces Interrupt Service Routine (ISR) overhead with interrupt coalescing
- Supports Message Signaled Interrupts (MSI) and MSI-X
- Supports 32-bit or 64-bit data bursts with variable burst lengths
- Supports the PCI Cache Line Size register
- Supports the PCI Memory Write and Invalidate, Memory Read Line, and Memory Read Multiple commands
- Supports the PCI-X Memory Read Dword, Split Completion, Memory Read Block, Memory Write Block commands
- Supports up to 16 PCI-X Split Transaction cycles

## 1.6.4 Integration

These features make the LSISAS1064 easy to integrate:

 Supports backwards compatibility with previous revisions of the PCI specification, with the exception that the LSISAS1064 does not support 5 V PCI

- Provides a full 32-bit or 64-bit PCI-X DMA bus master
- Reduces time to market with the Fusion-MPT architecture
  - Single driver binary for SAS/SATA, SCSI, and Fibre Channel products
  - One firmware build supports all Integrated RAID capabilities
  - Thin, easy to develop drivers
  - Reduced integration and certification effort

## 1.6.5 Usability

This section describes the usability features.

- Simplifies cabling with point-to-point, serial architecture
- Smaller, thinner cables do not restrict airflow
- Provides drive spin-up sequencing control
- Provides up to two LED signals for each phy to indicate link activity and faults
- Provides an Inter-IC (I<sup>2</sup>C) interface for enclosure management

## 1.6.6 Flexibility

These features increase the flexibility of the LSISAS1064:

- Supports a Flash ROM interface, a nonvolatile RAM (NVSRAM) interface, and a pipelined synchronous burst SRAM (PSBRAM) interface
- Offers a flexible programming interface to tune I/O performance
- Allows mixed connections to SAS or SATA targets
- Leverages compatible connectors for SAS and SATA connections
- Allows grouping of up to 4 phys to form a wide port
- Allows programming of the World Wide Name

## 1.6.7 Reliability

These features enhance the reliability of the LSISAS1064:

• Uses proven GigaBlaze transceivers

- Isolates the power and ground of I/O pads and internal chip logic
- Provides 2 kV ESD protection
- Provides latch-up protection
- Has a high proportion of power and ground pins
- Integrated RAID solution provides Integrated Mirroring technology and Integrated Striping technology
- Supports Zero Channel RAID

## 1.6.8 Testability

These features enhance the testability of the LSISAS1064:

- Offers JTAG boundary scan
- Provides a UART interface for debugging
- Offers ARM Multi-ICE<sup>®</sup> technology for debugging the ARM9<sup>™</sup> processor
- Offers I<sup>2</sup>C port to output debug information

# Chapter 2 Functional Description

This chapter provides a subsystem level overview of the LSISAS1064, a discussion of the Fusion-MPT architecture, and a functional description of the LSISAS1064 interfaces. This chapter contains the following sections:

- Section 2.1, "Block Diagram Description"
- Section 2.2, "Fusion-MPT Architecture Overview"
- Section 2.3, "PCI Functional Description"
- Section 2.4, "SAS Functional Description"
- Section 2.5, "External Memory Interface"
- Section 2.6, "Zero Channel RAID"
- Section 2.6, "Zero Channel RAID"
- Section 2.7, "Universal Asynchronous Receiver/Transmitter (UART)"
- Section 2.8, "Multi-ICE Test Interface"

The LSISAS1064 is a four port 3.0 Gbit/s SAS controller that is compliant with the Fusion-MPT architecture, provides a PCI-X interface, and supports Integrated RAID solution. The LSISAS1064 supports version 3.0 of the *PCI Local Bus Specification*, revision 2.0 of the *PCI-X* Addendum to the PCI Local Bus Specification, version 1.0 of the ANSI Serial Attached SCSI standard, and version 1.0a of the Serial ATA standard.

The LSISAS1064 employs the LSI Logic Fusion-MPT architecture to ensure robust system performance, to provide binary compatibility of host software between the LSI Logic SAS/SATA, SCSI, and Fibre Channel products, and to significantly reduce software development time. Refer to the *Fusion-MPT Device Management User's Guide* for more information on the Fusion-MPT architecture.

## 2.1 Block Diagram Description

The LSISAS1064 consists of two major modules and a context RAM. The two major modules are the host interface module and the Quad Port module. The modules consist of the following components:

- Host Interface Module
  - PCI/PCI-X Interface
  - System Interface
  - IOP (ARM926 processor)
  - PCI Timer and Configuration
  - Timer and Configuration
  - DMA Arbiter
  - External Memory Interface
  - I<sup>2</sup>C
  - UART
- Quad Port
  - Queue Manager
  - SATA Engine
  - Four Transport Modules
  - Port Layer Connection Management and Switch
  - Four SAS Links and four SAS Phys
- Context RAM

Figure 2.1 illustrates the relationship between these modules. The following sections describe each submodule.




Figure 2.1 LSISAS1064 Controller Block Diagram

## 2.1.1 Host Interface Module Description

The host interface module provides an interface between the host driver and the Quad Port. The host interface module controls system DMA transfers and the host side of the LSI Logic Fusion-MPT architecture. The host interface module contains the PCI/PCI-X interface, system interface, PCI timer and configuration, DMA arbiter, IOP, I<sup>2</sup>C, TimerConfig, UART, and external memory blocks. This section provides a detailed explanation of the host interface submodules.

## 2.1.1.1 PCI/PCI-X Interface

The LSISAS1064 provides a PCI-X interface that supports up to a 64-bit, 133 MHz PCI-X bus. The LSISAS1064 PCI interface is backward compatible with previous implementations of the PCI specification, with the exception that the LSISAS1064 does not support 5 V PCI. For more information on the PCI interface, refer to Section 2.3, "PCI Functional Description."

### 2.1.1.2 System Interface

In combination with the IOP, the system interface supports the Fusion-MPT architecture. The system interface efficiently passes messages between the LSISAS1064 and the host using a high-performance, packetized mailbox architecture. The LSISAS1064 system interface coalesces PCI interrupts to minimize traffic on the PCI bus and maximize system performance. The system interface contains five hardware FIFOs for the message queuing lists: Request Free FIFO, Request Post FIFO, Reply Free FIFO, Reply Post FIFO, and High Priority Request FIFO. The LSISAS1064 contains control logic for the FIFOs, while the messages are stored in the context RAM or in external memory.

All host accesses to the IOP, external memory, and timer and configuration subsystems pass through the system interface and use the primary bus. The host system initiates data transactions on the primary bus with the system interface registers. PCI Memory Space [0] and the PCI I/O Base Address registers identify the location of the system interface register set. Chapter 4, "PCI Host Register Description," provides a bit level description of the system interface register set.

#### 2.1.1.3 IOP

The LSISAS1064 I/O processor controls the system interface and manages the host side of the Fusion-MPT architecture without host processor intervention, which frees the host processor for other tasks. The LSISAS1064 I/O processor (IOP) is a 32-bit ARM926 RISC processor that provides instruction and data requests to streamline operations and increase performance.

## 2.1.1.4 PCI Timer and Configuration

This PCI Timer and Configuration module supports the PCI configuration register space, an industry-standard and a power-on reset (POR).

## 2.1.1.5 Timer and Configuration

This block supports the LSISAS1064 LED and GPIO interfaces. There are a total of nine LED signals on the LSISAS1064. Each of the four phys has an LED signal to indicate activity on the link and an LED signal to indicate an error on the link. The GPIO interface contains four independent GPIO signals. The LED signals can also be configured as GPIO signals. This block provides an firmware heartbeat LED. This block also supports internal timing adjustments and power-on sense configuration options.

## 2.1.1.6 DMA Arbiter

The LSISAS1064 provides the ability to transfer system memory blocks to and from local memory through the descriptor-based DMA arbiter and router.

## 2.1.1.7 External Memory

The external memory controller block provides an interface for Flash ROM, NVSRAM, and PSBRAM devices. The external memory bus provides a 32-bit memory bus, parity checking, and chip select signals for PSBRAM, NVSRAM, and Flash ROM.

Typical system configurations require a Flash ROM to store firmware, configuration information, and persistent data information.

## 2.1.1.8 I<sup>2</sup>C

The LSISAS1064 contains an Inter-IC ( $I^2C$ ) interface that communicates with peripherals. This interface is also referred to as an industry standard 2-wire interface (ISTWI). The  $I^2C$  block operates as either a master or a slave on the bus and sustains data rates up to 400 Kbits/s. The  $I^2C$  block accomplishes byte-wise bidirectional data transfers by using either an interrupt or a polling handshake at the completion of each byte. The style and operation of this interface closely follows the de facto standard for a two-wire serial interface chip. The I<sup>2</sup>C block controls all bus timing and performs bus-specific sequences.

### 2.1.1.9 UART

The UART provides test and debug access to the LSISAS1064.

## 2.1.2 Quad Port

The Quad Port module in the LSISAS1064 implements the SSP, SMP, and STP/SATA protocols, and manages the four SAS/SATA PHYs. The following subsections describe the Quad Port module. Refer to Section 2.4, "SAS Functional Description," for an operational description of the LSISAS1064 SAS ports.

## 2.1.2.1 Transport Module

The transport modules transmit frames to and from the port layer and implement the STP, SSP, and SMP protocols. There are four instances of the transport module, one for each SAS/SATA phy on the LSISAS1064.

#### 2.1.2.2 Queue Manager

The queue manager is responsible for managing various queue structures that support the SSP, SMP, and STP protocols. The queue structures are the primary means for the IOP to initiate I/Os to the hardware, and for the hardware to notify the IOP of I/O status.

#### 2.1.2.3 SATA Engine

The SATA engine provides information to the transport modules to enable handling of SATA commands. The SATA engine tracks queued commands per device and provides these tags to the SATA transport layer blocks.

### 2.1.2.4 Port Layer Connection Manager and Switch

The port layer connection monitor and switch manages transmission requests from the transport modules and originates connection requests to the SAS links. It is also responsible for handling SAS wide port configurations.

### 2.1.2.5 SAS Link and Phy

The LSISAS1064 uses the Gflx GigaBlaze transceivers to implement the SAS link. The SAS link layer manages SAS connections between initiator and target ports, data clocking, and CRC checking on received data. The SAS link is also responsible for starting a link reset sequence.

The SAS phys interface to the physical layer, perform serial-to-parallel conversion of received data and parallel-to-serial conversion of transmit data, manage phy reset sequences, and perform 8b/10b encoding.

#### 2.1.2.6 Quad Port DMA Arbiter

The quad port arbiter interfaces with the host interface DMA arbiter and determines bus priority between each of the four ports for DMA transfers.

## 2.1.3 Context RAM

The context RAM is a memory that is shared between the host interface module and the quad port module. The context RAM contains the message frames, the FIFOs, and a portion of the firmware.

## 2.2 Fusion-MPT Architecture Overview

The Fusion-MPT architecture provides two I/O methods for the host system to communicate with the IOP: the system interface doorbell and the message queues.

The system interface doorbell is a simple message passing mechanism that allows the PCI host system and IOP to exchange single 32-bit Dword messages. When the host system writes to the doorbell, the LSISAS1064 hardware generates a maskable interrupt to the IOP, which can then read the doorbell value and take the appropriate action. When the IOP writes a value to the doorbell, the LSISAS1064 hardware generates a maskable interrupt to the host system can then read the doorbell value and take the appropriate action.

There are two, 32-bit message queues: the request message queue and the reply message queue. The host uses the request queue to request an action by the LSISAS1064, and the LSISAS1064 uses the reply queue to return status information to the host. The request message

queue consists of the request post FIFO. The reply message queue consists of both the reply post FIFO and the reply free FIFO. The context RAM contains the message queues. The Fusion-MPT architecture also provides a High Priority Request FIFO to provide high priority request free messages to the host on reads and to accept high priority request post messages from the host on writes.

Communication using the message queues occurs through request messages and reply messages. Request message frame descriptors are pointers to the request message frames and are passed through the request post FIFO. The request message frame data structure is up to 128 bytes in length and includes a message header and a payload. The header uniquely identifies the message. The payload contains information that is specific to the request. Reply message frame descriptors have one of two formats and are passed through the reply post FIFO. When indicating the successful completion of a SCSI I/O, the IOP writes the reply message frame descriptor using the Context Reply format, which is a message context. If a SCSI I/O does not complete successfully, the IOP uses the Address Reply format. In this case, the IOP pops a reply message frame from the reply free FIFO, generates a reply message describing the error, writes the reply message to system memory, and writes the address of the reply message frame to the reply post FIFO. The host can then read the reply message and take the appropriate action.

The doorbell mechanism provides both a communication path that interrupts the host system device driver and an alternative communication path to the message queues. Since data transport through the system doorbell occurs a single Dword at a time, use the LSISAS1064 message queues for normal operation and data transport.

## 2.3 PCI Functional Description

The host PCI interface complies with the *PCI Local Bus Specification, Version 3.0* and the *PCI-X Addendum to the PCI Local Bus Specification, Revision 2.0.* The LSISAS1064 supports a 133 MHz, 64-bit PCI-X bus. The LSISAS1064 provides support for 64-bit addressing with Dual Address Cycle (DAC). The LSISAS1064 does not support 5 V PCI signaling.

## 2.3.1 PCI Addressing

The three physical address spaces the PCI specification defines are:

- PCI Configuration Space
- PCI I/O Space for operating registers
- PCI Memory Space for operating registers

The following sections describe the PCI address spaces.

### 2.3.1.1 PCI Configuration Space

The PCI Configuration Space is a contiguous 256 x 8-bit set of addresses. The system BIOS initializes the configuration registers using PCI configuration cycles. The LSISAS1064 decodes C\_BE[3:0]/ to determine if a PCI cycle intends to access the configuration register space. The IDSEL signal behaves as a chip select signal that enables access to the configuration register space only. The LSISAS1064 ignores configuration read/write cycles when IDSEL is not asserted.

Bits AD[10:8] address the PCI Function Configuration Space (AD[10:8] = 0b000). The LSISAS1064 does not respond to any other encodings of AD[10:8]. Bits AD[7:2] select one of the 64 Dword registers in the device's PCI Configuration Space. Bits AD[1:0] determine if the configuration command is a Type 0 Configuration Command (AD[1:0] = 0b00) or a Type 1 Configuration Command (AD[1:0] = 0b01). Since the LSISAS1064 is not a PCI Bridge device, all PCI Configuration Commands designated for the LSISAS1064 must be Type 0. C\_BE[3:0]/ address the individual bytes within each Dword and determine the type of access to perform.

### 2.3.1.2 PCI I/O Space

The PCI specification defines I/O Space as a contiguous 32-bit I/O address that all system resources share, including the LSISAS1064. The I/O Base Address register determines the 256-byte PCI I/O area that the PCI device occupies.

## 2.3.1.3 PCI Memory Space

The LSISAS1064 contains two PCI memory spaces: PCI Memory Space [0] and PCI Memory Space [1]. PCI Memory Space [0] supports normal memory accesses while PCI Memory Space [1] supports diagnostic memory accesses. The LSISAS1064 requires 64 Kbytes of memory space.

The PCI specification defines memory space as a contiguous 64-bit memory address that all system resources share. The Memory [0] Low and Memory [0] High registers determine which 64 Kbyte memory area PCI Memory Space [0] occupies. The Memory [1] Low and Memory [1] High registers determine which 64 Kbyte memory area PCI Memory Space [1] occupies.

## 2.3.2 PCI Commands and Functions

Bus commands indicate to the target the type of transaction the master is requesting. The master encodes the bus commands on the C\_BE[3:0]/ lines during the address phase. The PCI bus command encodings appear in Table 2.1.

Table 2.1	PCI/PCI-X Bus Commands and Encodings <sup>1</sup>
-----------	---

C_BE[3:0]/	PCI Command	PCI-X Command	Supports as Master	Supports as Slave
0b0000	Interrupt Acknowledge	Interrupt Acknowledge	No	No
0b0001	Special Cycle	Special Cycle	No	No
0b0010	I/O Read	I/O Read	Yes	Yes
0b0011	I/O Write	I/O Write	Yes	Yes
0b0100	Reserved	Reserved	N/A	N/A
0b0101	Reserved	Reserved	N/A	N/A
0b0110	Memory Read	Memory Read Dword	Yes	Yes
0b0111	Memory Write	Memory Write	Yes	Yes
0b1000	Reserved	Alias to Memory Read Block	PCI: N/A PCI-X: No	PCI: N/A PCI-X: Yes
0b1001	Reserved	Alias to Memory Write Block	PCI: N/A PCI-X: No	PCI: N/A PCI-X: Yes
0b1010	Configuration Read	Configuration Read	No	Yes
0b1011	Configuration Write	Configuration Write	No	Yes

#### Table 2.1 PCI/PCI-X Bus Commands and Encodings<sup>1</sup> (Cont.)

C_BE[3:0]/	PCI Command	PCI-X Command	Supports as Master	Supports as Slave
0b1100	Memory Read Multiple	Split Completion	Yes	Yes <sup>2</sup>
0b1101	Dual Address Cycle	Dual Address Cycle	Yes	Yes
0b1110	Memory Read Line	Memory Read Block	Yes	Yes <sup>2</sup>
0b1111	Memory Write and Invalidate	Memory Write Block	Yes	Yes <sup>3</sup>

1. The LSISAS1064 ignores reserved commands as a slave and never generates them as a master.

2. When acting as a slave in the PCI mode, the LSISAS1064 supports this command as the PCI Memory Read command.

3. When acting as a slave in the PCI mode, the LSISAS1064 supports this command as the PCI Memory Write command.

The following sections describe how the LSISAS1064 implements these commands.

#### 2.3.2.1 Interrupt Acknowledge Command

The LSISAS1064 ignores this command as a slave and never generates it as a master.

#### 2.3.2.2 Special Cycle Command

The LSISAS1064 ignores this command as a slave and never generates it as a master.

#### 2.3.2.3 I/O Read Command

The I/O Read command reads data from an agent mapped in the I/O address space. When decoding I/O commands, the LSISAS1064 decodes the lower 32 address bits and ignores the upper 32 address bits. The LSISAS1064 supports this command when operating in either the PCI or PCI-X bus mode.

#### 2.3.2.4 I/O Write Command

The I/O Write command writes data to an agent mapped in the I/O address space. When decoding I/O commands, the LSISAS1064 decodes the lower 32 address bits and ignores the upper 32 address bits. The LSISAS1064 supports this command when operating in either the PCI or PCI-X bus mode.

#### 2.3.2.5 Memory Read Command

The LSISAS1064 uses the Memory Read command to read data from an agent mapped in the memory address space. The target can perform an anticipatory read if such a read produces no side effects. The LSISAS1064 supports this command when operating in the PCI bus mode.

#### 2.3.2.6 Memory Read Dword Command

The Memory Read Dword command reads up to a single Dword of data from an agent mapped in the memory address space and can only be initiated as a 32-bit transaction. The target can perform an anticipatory read if such a read produces no side effects. The LSISAS1064 supports this command when operating in the PCI-X bus mode.

#### 2.3.2.7 Memory Write Command

The Memory Write command writes data to an agent mapped in the memory address space. The target assumes responsibility for data coherency when it returns "ready." The LSISAS1064 supports this command when operating in either the PCI or PCI-X bus mode.

#### 2.3.2.8 Alias to Memory Read Block Command

This command is reserved for future implementations of the PCI specification. The LSISAS1064 never generates this command as a master. When a slave, the LSISAS1064 supports this command using the Memory Read Block command.

#### 2.3.2.9 Alias to Memory Write Block Command

This command is reserved for future implementations of the PCI specification. The LSISAS1064 never generates this command as a master. When a slave, the LSISAS1064 supports this command using the Memory Write Block command.

#### 2.3.2.10 Configuration Read Command

The Configuration Read command reads the configuration space of a device. The LSISAS1064 never generates this command as a master, but does respond to it as a slave. A device on the PCI bus selects the

LSISAS1064 by asserting its IDSEL signal when AD[1:0] equal 0b00. During the address phase of a configuration cycle, AD[7:2] address one of the 64 Dword registers in the configuration space of each device. C\_BE[3:0]/ address the individual bytes within each Dword register and determine the type of access to perform. Bits AD[10:8] address the PCI function Configuration Space (AD[10:8] = 0b000). The LSISAS1064 treats AD[63:11] as logical don't cares.

#### 2.3.2.11 Configuration Write Command

The Configuration Write command writes the configuration space of a device. The LSISAS1064 never generates this command as a master, but does respond to it as a slave. A device on the PCI bus selects the LSISAS1064 by asserting its IDSEL signal when bits AD[1:0] equal 0b00. During the address phase of a configuration cycle, bits AD[7:2] address one of the 64 Dword registers in the configuration space of each device. C\_BE[3:0]/ address the individual bytes within each Dword register and determine the type of access to perform. Bits AD[10:8] decode the PCI function Configuration Space (AD[10:8] = 0b000). The LSISAS1064 treats AD[63:11] as logical don't cares.

#### 2.3.2.12 Memory Read Multiple Command

The Memory Read Multiple command is identical to the Memory Read command, except it additionally indicates that the master intends to fetch multiple cache lines before disconnecting. The LSISAS1064 supports PCI Memory Read Multiple functionality when operating in the PCI mode and determines when to issue a Memory Read Multiple command instead of a Memory Read command.

**Burst Size Selection** – The Read Multiple command reads multiple cache lines of data during a single bus ownership. The number of cache lines the LSISAS1064 reads is a multiple of the cache line size, which Revision 3.0 of the PCI specification provides. The LSISAS1064 selects the largest multiple of the cache line size based on the amount of data to transfer.

#### 2.3.2.13 Split Completion Command

Split transactions in PCI-X replace the delayed transactions in conventional PCI. The LSISAS1064 supports up to 16 outstanding split

transactions when operating in the PCI-X mode. A split transaction consists of at least two separate bus transactions: a split request, which the requester initiates, and one or more split completion commands, which the completer initiates. Revision 2.0 of the PCI-X addendum permits split transaction completion for the Memory Read Block, Alias to Memory Read Block, Memory Read Dword, Interrupt Acknowledge, I/O Read, I/O Write, Configuration Read, and Configuration Write commands. When operating in the PCI-X mode, the LSISAS1064 supports the Split Completion command for all of these commands except the Interrupt Acknowledge command, which the LSISAS1064 neither responds to nor generates.

#### 2.3.2.14 Dual Address Cycles (DAC) Command

The LSISAS1064 performs Dual Address Cycles (DAC), per the *PCI Local Bus Specification, Version 3.0.* The LSISAS1064 supports this command when operating in either the PCI or PCI-X bus mode.

#### 2.3.2.15 Memory Read Line Command

This command is identical to the Memory Read command except it additionally indicates that the master intends to fetch a complete cache line. The LSISAS1064 supports this command when operating in the PCI mode.

#### 2.3.2.16 Memory Read Block Command

The LSISAS1064 uses this command to read from memory. The LSISAS1064 supports this command when operating in the PCI-X mode.

#### 2.3.2.17 Memory Write and Invalidate Command

The Memory Write and Invalidate command is identical to the Memory Write command, except it additionally guarantees a minimum transfer of one complete cache line. The master uses this command when it intends to write all bytes within the addressed cache line in a single PCI transaction unless interrupted by the target. This command requires implementation of the PCI Cache Line Size register. The LSISAS1064 determines when to issue a Write and Invalidate command instead of a Memory Write command and supports this command when operating in the PCI bus mode.

**Alignment** – The LSISAS1064 uses the calculated line size value to determine if the current address aligns to the cache line size. If the address does not align, the LSISAS1064 bursts data using a noncache command. If the starting address aligns, the LSISAS1064 issues a Memory Write and Invalidate command using the cache line size as the burst size.

**Multiple Cache Line Transfers** – The Memory Write and Invalidate command can write multiple cache lines of data in a single bus ownership. The LSISAS1064 issues a burst transfer as soon as it reaches a cache line boundary. The PCI Local Bus specification states that the transfer size must be a multiple of the cache line size. The LSISAS1064 selects the largest multiple of the cache line size based on the transfer size. When the DMA buffer contains less data than the value Cache Line Size register specifies, the LSISAS1064 issues a Memory Write command on the next cache boundary to complete the data transfer.

#### 2.3.2.18 Memory Write Block Command

The LSISAS1064 uses this command to burst data to memory. The LSISAS1064 supports this command when operating in the PCI-X bus mode.

#### 2.3.3 PCI Arbitration

The LSISAS1064 contains an independent bus mastering function. The system interface bus mastering function manages DMA operations as well as the request and reply message frames.

#### 2.3.4 PCI Cache Mode

The LSISAS1064 supports an 8-bit Cache Line Size register. The Cache Line Size register provides the ability to sense and react to nonaligned addresses corresponding to cache line boundaries. The LSISAS1064 determines when to issue a PCI cache command (Memory Read Line, Memory Read Multiple, and Memory Write and Invalidate), or PCI noncache command (Memory Read or Memory Write command).

### 2.3.5 PCI Interrupts

The LSISAS1064 signals an interrupt to the host processor either using PCI interrupt pins (INTA/ and ALT\_INTA/), or Message Signaled Interrupts (MSI and MSI-X). The Interrupt Request Routing Mode bits in the Host Interrupt Mask register configure the routing of each interrupt to either the INTA/ and/or the ALT\_INTA/ pin.

MSI is an optional feature that enables a device to signal an interrupt by writing to a specified address. MSI-X is an extension of the MSI that increases the number of available message vectors, allows software aliasing of message vectors, and allows each message vector to use an independent address and data value. If using MSI or MSI-X, the LSISAS1064 does not signal interrupts on INTA/ or ALT\_INTA/. Note that enabling MSI or MSI-X to mask PCI interrupts is a violation of the PCI specification. The LSISAS1064 implements its own MSI and MSI-X register sets. The MSI functionality is managed through the MSI-X register set, and the MSI-X functionality is managed through the MSI-X register set. The PCI specification prohibits system software from simultaneously enabling MSI and MSI-X.


The Host Interrupt Mask register also prevents the assertion of a PCI interrupt to the host processor by selectively masking reply interrupts and system doorbell interrupts. This register masks both pin-based and MSI-based interrupts.

#### 2.3.6 Power Management

The LSISAS1064 complies with the *PCI Power Management Interface Specification, Revision 1.2,* and the *PC2001 System Design Guide*. The LSISAS1064 supports the D0, D1, D2,  $D3_{hot}$ , and  $D3_{cold}$  power states. D0 is the maximum power state, and D3 is the minimum power state. Power State D3 is further categorized as  $D3_{hot}$  or  $D3_{cold}$ . Powering the device off places it in the  $D3_{cold}$  Power State.

## 2.4 SAS Functional Description

The LSISAS1064 provides four SAS/SATA phys. Each phy can form one side of the physical link in a connection with a phy on a different SAS/SATA device. The physical link contains four wires that form two differential signal pairs. One differential pair transmits signals, while the other differential pair receives signals. Both differential pairs operate simultaneously, and allow concurrent data transmission in both the receive and the transmit directions. Figure 2.2 shows two phys that are attached with a physical link.




#### Figure 2.2 Transceivers within a Phy

Phys are contained within ports. A port can contain a single phy or can contain multiple phys. A narrow port contains a single phy, while a wide port contains multiple phys. The LSISAS1064 supports wide ports that contain up to four phys. Any of the LSISAS1064 ports can combine to form a wide port. Since each phy within a wide port can transmit data at 3.0 Gbit/s SAS, increasing the number of phys in a port increases the data transfer rate. Combining the four phys on the LSISAS1064 into a wide port enables bandwidths of up to 12.0 Gbit/s.


A link between two narrow ports is a narrow link. A link between two wide ports is a wide link. Figure 2.3 illustrates a narrow link and a wide link. The wide link contains three phys in each port.

#### Figure 2.3 Narrow and Wide Links

#### a. Narrow Link Containing One Phy in each Port



#### b. Wide Link Containing Three Phys in each Port



Each phy on the LSISAS1064 can function as an SSP Initiator, an SSP target, an SMP initiator, an STP initiator, or a SATA Initiator. A phy can function in only one role during a connection, but function in different roles during different connections. The LSISAS1064 uses SSP to communicate with other SAS devices, and uses SMP to communicate management information with other SAS devices. STP communicates with SATA devices in a SAS domain by tunneling through SAS expanders to the SATA device. The LSISAS1064 can also use SATA to communicate with other SATA devices.

Figure 2.4 illustrates the uses of the SSP, STP, and SMP protocols.




Figure 2.4 SSP, STP, and SMP Protocol Usage

## 2.5 External Memory Interface

The external memory control block provides a direct slave interface between the internal primary AHB bus and an external 32-bit memory interface. This interface is for accessing external Flash ROM and NVSRAM devices. Because the LSISAS1064 uses a 32-bit multiplexed address/data bus, designs using the LSISAS1064 do not require latches or CPLD devices to construct memory addresses.

### 2.5.1 Memory Requirements

The memory requirements for the LSISAS1064 depend on the board design and application. Several board design possibilities and their respective memory requirements are presented as follows.

- System board implementation
  - If the system uses the firmware download boot procedure, external memory may be required depending on the system implementation.
  - If the system does not use the firmware download boot procedure, then the LSISAS1064 requires only a Flash ROM.
- Host Bus Adapter (HBA) implementation
  - The LSISAS1064 requires only a Flash ROM.
- Intelligent IOP implementation

- The LSISAS1064 has no memory requirements in this configuration, assuming that the intelligent IOP can download the firmware image to the LSISAS1064 and store the persistent data.
- Integrated RAID implementation
  - The LSISAS1064 requires a Flash ROM for Integrated RAID implementations.
  - The LSISAS1064 requires an NVSRAM for all Integrated Mirroring implementations.

The LSISAS1064 does not require a PSBRAM for any board design or application.

### 2.5.2 Flash ROM Controller

The LSISAS1064 Flash ROM interface provides access to nonvolatile code and parameter storage for both the embedded ARM core and the host system. An 8-bit wide Flash ROM is optional if the LSISAS1064 is not the boot device, and a suitable driver exists to initialize the LSISAS1064 and download its code. The Flash ROM interface:

- uses an 8-bit data bus
- reads 4 bytes from the Flash ROM and returns the resulting 32-bit Dword for each Dword read request
- writes a single data byte/word for each Flash ROM write request

Byte lane 3 of the LSISAS1064 external memory bus (MAD[31:24]) connects to the 8-bit data bus on the Flash ROM. BWE[3]/ provides the write enable signal for the Flash ROM. MOE[1]/ enables the Flash ROM to drive data.

The LSISAS1064 determines the Flash ROM addressable space during the Power-On Sense configuration. If the Flash ROM addressable space is 64 Kbytes or less, then the LSISAS1064 defines only the middle (MAD[15:8]) and lower (MAD[7:0]) address ranges during a read or write. If the Flash ROM addressable space is 128 Kbytes or greater, then the LSISAS1064 defines the upper (MAD[23:16]), middle (MAD[15:8]), and lower (MAD[7:0]) address ranges.

The firmware requirements for the Flash ROM are:

• 1 Mbyte (1 Mbit x 8) or larger Flash ROM size

- Uniform sector and/or boot block sector
- 64 Kbyte maximum sector size
- Intel/Sharp extended command set and/or AMD/Fujitsu extended command set programming algorithms

The Fusion-MPT firmware for the LSISAS1064 supports all CFI Flash parts and a limited set of non-CFI Flash parts. Contact the LSI Logic or OEM representative for a current list of supported non-CFI Flash parts.

Figure 2.5 provides a diagram of a Flash ROM configuration.

Upper Address MAD[23:16] XM\_Address[23:16] ROM (up to 4M x 8) Middle Address MAD[15:8] · XM\_Address[15:8] Lower Address MAD[7:0] -XM\_Address[7:0] XM\_Data[7:0] MAD[31:24] -CE/ FLASH\_CS/ -OE/ MOE[1]/ lash l WE/ BWE[3]/ -Π

#### Figure 2.5 Flash ROM Block Diagram

**Flash Signature Recognition** – The LSISAS1064 implements a Flash ROM signature recognition mechanism to determine whether the Flash ROM contains a valid image. The Flash ROM can be present and not contain a valid image either before its initial programming or during board testing.

The first access to the Flash ROM is a 16-byte burst read beginning at Flash ROM address 0x000000. The LSISAS1064 compares the values read to the Flash ROM signature values in Table 2.2. If the signature values match, the LSISAS1064 performs the instruction located at Flash ROM address 0x000000. If the signature values do not match, the LSISAS1064 records an error and ignores the Flash ROM instruction. The Flash ROM signature does not include the first 3 bytes of Flash ROM memory because these bytes contain a branch offset instruction.

#### Table 2.2 Flash ROM Signature Value

Flash ROM Address	Flash ROM Signature Values			
Bytes [3:0]	0xEA	XX	XX	XX

Flash ROM Address	Flash ROM Signature Values			
Bytes [7:4]	0x5A	0xEA	0xA5	0x5A
Bytes [11:8]	0xA5	0x5A	0xEA	0xA5
Bytes [15:12]	0x5A	0xA5	0x5A	0xEA

#### Table 2.2 Flash ROM Signature Value (Cont.)

#### 2.5.3 NVSRAM Controller

The LSISAS1064 provides a NVSRAM interface that supports write journaling in Integrated Mirroring applications or provides memory space for firmware code overflow.

This interface provides up to 24 address bits to address an NVSRAM; however, the LSISAS1064 supports NVSRAM capacities of up to 128 Kbytes. The NVSRAM interface:

- uses an 8-bit data bus
- writes a Dword, word, or byte according to the write cycle
- reads 4 bytes from the NVSRAM and returns the resulting 32-bit Dword for each AHB Dword read request

Byte lane 3 of the LSISAS1064 external memory bus (MAD[31:24]) connects to the 8-bit data bus of the NVSRAM. BWE[2]/ provides the write enable signal for the NVSRAM. The MOE[0]/ signal enables the attached NVSRAM to drive data. Figure 2.6 provides an example NVSRAM configuration.




Figure 2.6 NVSRAM Block Diagram

## 2.6 Zero Channel RAID

Zero channel RAID (ZCR) capabilities enable the LSISAS1064 to respond to accesses from a PCI RAID controller card or chip that is able to generate ZCR cycles. The LSISAS1064's ZCR functionality is controlled through the ZCR\_EN/ and the ALT\_GNT/ signals. Both of these signals have internal pull-ups and are active LOW.

The ZCR\_EN/ signal enables ZCR support on the LSISAS1064. Pulling ZCR\_EN/ HIGH disables ZCR support on the LSISAS1064 and causes the LSISAS1064 to behave as a normal PCI-X to SAS controller. When ZCR is disabled, the ALT\_GNT/ signal has no effect on the LSISAS1064 operation.

Pulling ZCR\_EN/ LOW enables ZCR operation. When ZCR is enabled, the LSISAS1064 responds to PCI configuration cycles when the ALT\_GNT/ signal is asserted. Connect the ALT\_GNT/ pin on the LSISAS1064 to the PCI GNT/ signal of the external I/O processor. This allows the I/O processor to perform PCI configuration cycles to the LSISAS1064 when the I/O processor is granted the PCI bus. This configuration also prevents the system processor from accessing the LSISAS1064 PCI configuration registers.

Figure 2.7 illustrates how to connect the LSISAS1064 to enable ZCR. Notice that the LSISAS1064 does not require the 2:1 mux.




Figure 2.7 ZCR Circuit Diagram for the LSISAS1064

Note: To maintain proper interrupt mapping, select the address line for use as IDSEL on the LSISAS1064 to be +2 address lines above IDSEL on ZCR slot.

## 2.7 Universal Asynchronous Receiver/Transmitter (UART)

The LSISAS1064 provides an industry standard UART interface. The UART performs serial-to-parallel conversion on data characters received from a peripheral device or modem, and parallel-to-serial conversion on data characters received from the CPU. The CPU has access to UART status at any time during functional operation. The status information includes the type and condition of the transfer operations being performed by the UART, and any error conditions such as parity, overrun, framing, or break interrupt.

The LSISAS1064 UART is compatible with the standard 16550 UART, with the following exceptions:

• Uses speed sense logic to automatically determine the speed of a connected modem.

- Does not support 5-bit and 6-bit characters
- Does not support 1.5 stop bits
- Provides additional registers to support the speed sense logic
- Provides a synchronous interface to allow access to internal registers and FIFOs

## 2.8 Multi-ICE Test Interface

Include a 20-pin header to access the ARM Multi-ICE signals through the ICE JTAG post. The header has a 100 mil spacing between posts. The connector is a 20-way header that mates with IDC sockets that are mounted on a ribbon cable. This header enables LSI Logic to debug the board design. Table 2.3 provides the header pinout. If it is not possible to include a header, route the ARM Multi-ICE signals to through-holes. LSI Logic considers access to the ARM Multi-ICE signals essential to all board designs.

Include pull-up resistors on the signals that require a pull-up (TRST\_ICE/, TDI\_ICE, TMS\_ICE, TCK\_ICE) and on pin 15. In addition, include GND and VDD\_33.

Pin	Signal	Pin	Signal
1	VDD (3.3 V)	2	VDD (3.3 V)
3	TRST_ICE/1	4	VSS
5	TDI_ICE <sup>1</sup>	6	VSS
7	TMS_ICE <sup>1</sup>	8	VSS
9	TCK_ICE <sup>1</sup>	10	VSS
11	RTCK_ICE	12	VSS
13	TDO_ICE	14	VSS
15	NC <sup>1</sup>	16	VSS
17	NC	18	VSS
19	NC	20	VSS

#### Table 2.3 ARM Multi-ICE Header Pinout

1. Connect a 4.7 k $\Omega$  resistor between this pin and 3.3 V.

# Chapter 3 Signal Description

This chapter describes the input and output signals of the LSISAS1064, and consists of the following sections:

- Section 3.1, "Signal Organization"
- Section 3.2, "PCI Signals"
- Section 3.3, "PCI-Related Signals"
- Section 3.4, "Compact PCI Signals"
- Section 3.5, "SAS Signals"
- Section 3.6, "Memory Interface Signals"
- Section 3.7, "Communication Signals"
- Section 3.8, "Configuration and General Purpose Signals"
- Section 3.9, "JTAG and Test Signals"
- Section 3.10, "Power Signals"
- Section 3.11, "Power-On Sense Pins Description"
- Section 3.12, "Internal Pull-Ups and Pull-Downs"

A slash (/) at the end of a signal indicates that the signal is active LOW. When the slash is absent, the signal is active HIGH. NC designates a No Connect signal.

## 3.1 Signal Organization

The LSISAS1064 has eight major interfaces:

- PCI Bus Interface
- PCI-Related Interface
- Compact PCI Interface


- SAS Interface
- Memory Interface
- Communication Interface
- Configuration and GPIO Interface
- JTAG and Test Interface

There are five signal types:

- I Input, a standard input-only signal
- O Output, a standard output driver (typically a Totem Pole output)
- I/O Input and output (bidirectional)
- P Power
- G Ground

Figure 3.1 contains the functional signal groupings of the LSISAS1064. Figure 5.8 on page 5-18 provides a diagram of the LSISAS1064 472 Ball Grid Array (BGA). Table 5.31 and Table 5.32 on page 5-13 and page 5-15 provide alphabetical and alphanumeric pin listings for the LSISAS1064.

The following subsections provide the signal descriptions for the LSISAS1064.



#### Figure 3.1 LSISAS1064 Functional Signal Grouping

## 3.2 PCI Signals

This section describes the PCI signals.

### 3.2.1 PCI System Signals

Table 3.1 describes the PCI system signals.

#### Table 3.1 PCI System Signals

Signal Name	<b>BGA Position</b>	Туре	Description
CLK	Y4	I	Refer to the PCI Local Bus Specification, Version 3.0, and
RST/	W5	I	the PCI-X Addendum to the PCI Local Bus Specification, Version 2.0, for complete signal descriptions.

### 3.2.2 PCI Address and Data Signals

Table 3.1 describes the PCI address and data signals.

#### Table 3.2 PCI Address and Data Signals

Signal Name	BGA Position	Туре	Description
AD[63:0]	AF19, AF20, AC19, AF21, AE23, AE22, AF23, AF22, AD23, AD22, AB19, AF24, AE24, AE25, AA19, AC23, AD25, AA20, AC20, AB21, AF25, AD24, Y20, AC24, AC25, AB25, W20, Y22, AA23, AD26, AC26, AB24, AD1, V5, AC1, AB2, AE1, AA4, AA5, Y7, AE3, AB3, Y8, Y6, AE4, AD4, AE5, AF4, AF5, AD10, AF9, AB10, AB12, AE9, AF11, AF10, AE11, AF12, AF16, AF13, AF15, AD14, AE17, AF14	I/O	Refer to the <i>PCI Local Bus</i> Specification, Version 3.0, and the <i>PCI-X Addendum to the PCI Local</i> <i>Bus Specification, Version 2.0</i> , for complete signal descriptions.
C_BE[7:0]/	AE19, AF17, AD19, AF18, AD2, AD6, AC8, AE10	I/O	
PAR	AD9	I/O	
PAR64	AB17	I/O	

### 3.2.3 PCI Interface Control Signals

Table 3.3 describes the PCI interface control signals.

Signal Name	<b>BGA Position</b>	Туре	Description
ACK64/	AE18	I/O	Refer to the PCI Local Bus Specification, Version 3.0, and
REQ64/	AD18	I/O	the PCI-X Addendum to the PCI Local Bus Specification, Version 2.0, for complete signal descriptions.
FRAME/	AB7		
IRDY/	AF6	I/O	
TRDY/	AA9	I/O	
DEVSEL/	AD5	I/O	
STOP/	AE6	I/O	
IDSEL	AD3	I	

#### Table 3.3 PCI Interface Control Signals

### 3.2.4 PCI Arbitration Signals

Table 3.4 describes the PCI arbitration signals.

#### Table 3.4 PCI Arbitration Signals

Signal Name	<b>BGA Position</b>	Туре	Description
REQ/	AB1	0	Refer to the PCI Local Bus Specification, Version 3.0, and
GNT/	AA1	I	the PCI-X Addendum to the PCI Local Bus Specification, Version 2.0, for complete signal descriptions.

### 3.2.5 PCI Error Reporting Signals

Table 3.5 describes the PCI error reporting signals.

#### Table 3.5 PCI Error Reporting Signals

Signal Name	<b>BGA Position</b>	Туре	Description
PERR/	AF7	I/O	Refer to the PCI Local Bus Specification, Version 3.0, and
SERR/	AF3	I/O	the PCI-X Addendum to the PCI Local Bus Specification, Version 2.0, for complete signal descriptions.

## 3.2.6 PCI Interrupt Signals

Table 3.6 describes the PCI interrupt signals.

Table 3.6	<b>PCI Interrupt</b>	Signals
-----------	----------------------	---------

Signal Name	<b>BGA Position</b>	Туре	Description
INTA/	V3	0	Refer to the <i>PCI Local Bus Specification, Version 3.0,</i> and the <i>PCI-X Addendum to the PCI Local Bus Specification, Version 2.0,</i> for complete signal descriptions.

## 3.3 PCI-Related Signals

Table 3.7 describes the PCI-related signals.

Signal Name	<b>BGA Position</b>	Туре	Description
ALT_INTA/	U3	0	The PCI device asserts active LOW <b>Alternate Interrupt</b> <b>A</b> to request service from the host device driver. This signal is disabled when ZCR is disabled. ALT_INTA/ is an open drain signal.
			The interrupt request routing mode bits, bits [9:8] in the PCI Host Interrupt Mask register, control the routing of interrupt signals to INTA/ and/or ALT_INTA/.
ALT_GNT/	T5	I	Active LOW <b>Alternate Grant</b> signal provides a grant signal for ZCR implementations.
ZCR_EN/	T1	-	The active LOW <b>ZCR enable</b> input configures the LSISAS1064 for Zero Channel RAID operation. When this input is asserted, the standard PCI signals INTA/ and GNT/ are not used, and the alternate signals ALT_INTA/ and ALT_GNT/ are used. When this input is deasserted, the chip is configured for standard PCI operation.
BZR_SET	V21	-	This signal provides the reference resistor node for the PCI-X impedance controller.
BZVDD	AA24	-	This signal provides the reference resistor node for the PCI-X impedance controller.

#### Table 3.7PCI-Related Signals

## 3.4 Compact PCI Signals

Table 3.8 describes the CompactPCI signals.

#### Table 3.8 CompactPCI Signals

Signal Name	<b>BGA Position</b>	Туре	Description
CPCI_EN/	R1	I	Asserting active LOW <b>CompactPCI Enable</b> configures the LSISAS1064 for the CompactPCI protocol.
CPCI_SWITCH	P1	I	The active HIGH <b>CompactPCI Switch</b> signal indicates to the LSISAS1064 that a change in the system configuration is imminent. The CompactPCI device insertion/removal mechanism controls the assertion of this signal.
CPCI_ENUM/	U1	I/O	This signal informs the system of a board removal or insertion. This signal remains asserted until the host driver services the hot-swapped board.
CPCI64_EN/	U2	I	The active LOW <b>Enable 64-bit Compact PCI</b> signal indicates the width of the CompactPCI bus.
CPCI_LED/	M5	0	The active LOW <b>CompactPCI Blue LED</b> signal provides the CompactPCI status LED. Asserting this signal drives the CompactPCI blue LED. This is a 3.3 V output.

## 3.5 SAS Signals

Table 3.9 describes the SAS interface signals.

Table 3.9	SAS	Interface	Signals
-----------	-----	-----------	---------

Signal Name	BGA Position	Туре	Description
RX[3:0]+	A13, B16, B21, B24	I	These signals are the Differential Receiver signals for
RX[3:0]-	A14, C16, C21, B25		each phy.
TX[3:0]+	A10, B13, A20, A24	0	These signals are the Differential Transmitter signals for
TX[3:0]-	A9, C13, A19, A23		each phy.
REFCLK_P, REFCLK_N	F26, J22	I	The <b>Reference Clock</b> signals provide the serial differential clock. Connect a 75 MHz oscillator with an accuracy of at least 50ppm to these pins.
			To use a single-ended crystal, tie the crystal to REFCLK_P and tie REFCLK_N to a resistor termination.
RTRIM	C9	-	This pin provides the analog resistor reference for the GigaBlaze transceivers.

## 3.6 Memory Interface Signals

Table 3.10 describes the memory interface signals.

#### Table 3.10 Memory Interface Signals

Signal Name	BGA Position	Туре	Description
MCLK	N26	0	All synchronous RAM control/data signals reference the rising edge of the <b>Memory Clock</b> signal. MOE[1:0]/ are asynchronous inputs and do not reference this clock.
ADSC/	P23	0	Asserting the active LOW <b>Address-Strobe-Controller</b> signal initiates read, write, or chip deselect cycles.
ADV/	U26	0	Asserting the active LOW <b>Advance</b> signal increments the burst address counter of the selected synchronous SRAM.
MAD[31:0]	AB26, AA25, R22, W26, V24, V25, AA26, U24, T22, Y26, R23, U25, R26, T24, T26, V26, H24, K24, H23, H21, D23, C26, E25, D25, D24, D26, E24, C24, C25, C23, C23, C26,	I/O	The <b>Multiplexed Address/Data</b> bus signals provide the address and data bus to the PSBRAM, Flash ROM, and NVSRAM. These signals also provide Power-On Sense configuration functions to the LSISAS1064. Section 3.11, "Power-On Sense Pins Description," describe the Power-On sense configuration options.
	C25, G23, F23, B26		Provide both pull-down and pull-up resistors for these pins.
MADP[3:0]	W23, P26, J26, G21	1/0	The <b>Multiplexed Address/Data Parity</b> signals provide parity checking for MAD[31:0]. MADP[3] provides parity protection for the high-order byte (MAD[31:24]). while MADP[0] provides parity protection for low-order byte (MADP[7:0]).
MOE[1:0]/	E26, M22	0	Asserting the active LOW <b>Memory Output Enable</b> signals enable the selected PSBRAM, Flash ROM, or NVSRAM device to drive data. MOE[1]/ enables Flash ROM devices. MOE[0]/ enables NVSRAM devices. MOE[1:0]/ allow interleaved PSBRAM configurations.
MWE[1:0]/	H25, L26	0	The LSISAS1064 uses the active LOW <b>Memory Bank</b> <b>Write Enable</b> signals for interleaved PSBRAM configurations.
BWE[3:0]/	N25, J25, M26, N22	0	Asserting the active LOW <b>Byte-lane Write Enable</b> signals enable partial word writes to the PSBRAM. BWE[3]/ and BWE[2]/ enable partial word writes to the Flash ROM and/or the NVSRAM if FLASH_CS/ or NVSRAM_CS/ are asserted.
NVSRAM_CS/	G26	0	Asserting the active LOW <b>NVSRAM Chip Select</b> signal selects the NVSRAM.

Signal Name	BGA Position	Туре	Description
PSBRAM_CS/	J24	0	Asserting the active LOW <b>RAM Chip Select</b> signal selects the PSBRAMs. The LSISAS1064 supports up to four PSBRAMs in an interleaved and depth-expanded configuration.
FLASH_CS/	H26	0	Asserting the active LOW <b>Flash Chip Select</b> signal selects the Flash ROM. The LSISAS1064 maps the Flash ROM address space into system memory.

 Table 3.10
 Memory Interface Signals (Cont.)

## 3.7 Communication Signals

Table 3.11 describes the UART and  $I^2C$  signals.

Signal Name	<b>BGA Position</b>	Туре	Description
ISTWI_CLK	F22	I/O	The <b>I<sup>2</sup>C Clock</b> pin provides the I <sup>2</sup> C clock signal.
ISTWI_DATA	F21	I/O	The <b>I<sup>2</sup>C Data</b> pin provides the I <sup>2</sup> C data signal.
UART_RX	F8	I	This signal is the UART Receive signal.
UART_TX	A6	0	This signal is the UART Transmit signal.

Table 3.11UART and I<sup>2</sup>C Signals

## 3.8 Configuration and General Purpose Signals

Table 3.12 describes the configuration and general purpose signals.

#### Table 3.12 Configuration and General Purpose Signals

Signal Name	<b>BGA Position</b>	Туре	Description
TST_RST/	G7	I	Asserting the <b>Test Reset</b> signal forces the chip into a Power-On-Reset state. The LSISAS1064 does not contain an internal power-on reset circuit. This signal must be supplied by a power-on reset circuit on the board.
REFCLK_B	D3	I	This pin provides the ARM reference clock.
MODE[5:0]	C2, F4, D1, E3, E2, F3	1	The <b>Mode Select</b> bus defines the operational and test modes for the chip. For normal operation, pull these signals to 0b000000.
GPIO[3:0]	K2, L3, K3, J2	I/O	These pins provide general purpose input/output signals. These pins have internal pull-ups and default to input mode upon device reset.
FAULT_LED[3:0]/	F1, J5, E1, F2	0	The active LOW <b>Fault LED</b> signals are nominally configured to indicate a SAS link fault for each respective phy.
ACTIVE_LED[3:0]/	L5, H1, G1, H4	0	The active LOW <b>Activity LED</b> signals are nominally configured to indicate SAS link activity.
HB_LED/	J3	0	The active LOW <b>Heart Beat LED</b> signal is nominally configured to intermittently assert, which indicates that the IOP is operational.
FSELA	G5	I	The <b>Frequency Select</b> signal supports clocking configuration options for internal clocks. This signal is reserved for diagnostic purposes.

## 3.9 JTAG and Test Signals

Table 3.13 describes the test and JTAG signals.

#### Table 3.13 Test and JTAG Signals

Signal Name	<b>BGA Position</b>	Туре	Description
тск	L2	I	JTAG Debug Clock.
TRST/	L1	I	JTAG Debug Reset.
TDI	J1	I	JTAG Debug Test Data In.
TDO	K1	0	JTAG Debug Test Data Out.
TMS	P2	I	JTAG Debug Test Mode Select.
TCK_ICE	B5	I	Multi-ICE Debug Clock.
RTCK_ICE	A5	0	Multi-ICE Debug Return Clock.
TRST_ICE/	C5	I	Multi-ICE Debug Reset.
TDI_ICE	F7	I	Multi-ICE Debug Test Data In.
TDO_ICE	B4	0	Multi-ICE Debug Test Data Out.
TMS_ICE	A4	I	Multi-ICE Debug Test Mode Select.
IDDTN	N1	I	Reserved for LSI Logic factory test.
TN/	P5	I	Reserved for LSI Logic factory test.
PROCMON	M1	0	Process Monitor Test output driver.
TDIODE_P	M23	I	Anode connection of the thermal diode.
TDIODE_N	K26	0	Cathode connection of the thermal diode.
SCAN_ENABLE	B2	I	Reserved for LSI Logic factory test.
SCAN_MODE	H7	I	Reserved for LSI Logic factory test.
TMUX_SPARE[7:0]	F6, C3, B3, D4, C4, E6, A2, A3	I/O	Reserved for LSI Logic factory test.
RESERVED	V4, W3	0	Reserved for LSI Logic factory test. These signals must be left unconnected.

## 3.10 Power Signals

Table 3.14 describes the power and ground signals.

#### Table 3.14 Power and Ground Signals

Signal Name	BGA Position	Туре	Description
REFPLL_VDD	D2	Р	These signals provide 1.2 V power.
REFPLL_VSS	C1	G	These signals provide ground.
PLL_VDD	AC4	Р	These signals provide 1.2 V power.
PLL_VSS	AC3	G	These signals provide ground.
VDD2	C11, C12, D10, M13, M15, N12, N14, P13, P15, R12, R14	Р	These signals provide 1.2 V core power.
VDDIO33	C6, C7, E4, E5, E22, F24, G3, G24, H3, K23, L4, L24, M3, M24, N3, P24, R3, R24, T3, T23, U4	Ρ	These signals provide 3.3 V I/O power.
VDDIO33PCIX	W24, Y3, Y24, AA3, AB5, AB22, AB23, AC5, AC11, AC17, AD7, AD8, AD12, AD13, AD15, AD16, AD20, AD21	Ρ	These signals provide 3.3 V PCI I/O power.
VDDIO5PCIX	V1, W1, Y23, AA6, AA21, AB14, AB18, AB20, AC2, AC6, AC12, AD17, AF8	P	These signals provide the bias reference for PCI pads. Connect this signal to 3.3 V. The LSISAS1064 does not support 5 V PCI.
VSS2	A25, B1, B6, B7, B11, B12, B14, B15, B19, B20, D5, D11, D17, E21, E23, F5, F25, G2, G8, G25, H2, H20, K4, L23, L25, M2, M12, M14, M25, N2, N13, N15, P12, P14, P25, R2, R13, R15, R25, T2, T4, U23, W7, W25, Y2, Y19, Y25, AA2, AA22, AB4, AB6, AC10, AC16, AC22, AE7, AE8, AE12, AE13, AE15, AE16, AE20, AE21, AE26, AF2	G	These signals provide ground.
RX_VSS[3:0]	E12, B17, F18, F20	G	These signals provide ground for the
RXB_VSS[3:0]	D13, B18, E20, G20	G	GigaBlaze core of each respective phy.
TX_VSS[3:0]	E11, A15, D18, D20	G	
TXB_VSS[3:0]	C10, A17, D19, D21	G	

Signal Name	BGA Position	Туре	Description
RX_VDD[3:0]	A12, E14, A22, C23	Р	These signals provide 1.2 V power for the
RXB_VDD[3:0]	D12, C17, E19, G19	Р	GigaBlaze core.
TX_VDD[3:0]	B9, E13, C18, C22	Р	
TXB_VDD[3:0]	B10, A18, E18, F19	Р	
NC	A11, A16, A21, B8, B22, B23, C8, C14, C15, C19, C20, D6, D7, D8, D9, D14, D15, D16, D22, E7, E8, E9, E10, E15, E16, E17, F9, G4, G6, G22, H5, H6, H22, J4, J6, J21, J23, K5, K22, K25, L22, M4, M23, N4, N5, N23, N24, P3, P4, P22, R4, R5, T25, U5, U22, V2, V6, V22, V23, W2, W4, W6, W21, W22, Y1, Y5, Y21, AA7, AA8, AA18, AB8, AB9, AB11, AB13, AB15, AB16, AC7, AC9, AC13, AC14, AC15, AC18, AC21, AD11, AE2, AE14		No connect.

#### Table 3.14 Power and Ground Signals (Cont.)

## 3.11 Power-On Sense Pins Description

This section discusses the power-on sense pin configuration options. For setting global operating conditions, the LSISAS1064 uses power-on sense register bits that source their data from the state of the memory address/data bus (MAD[31:0]) during the device boot up sequence. The MAD signals are 3-stated and read continuously during PCI reset, and are latched upon removal of the PCI reset signal. Each of these pins contains an internal pull-down resistor and senses the presence of an external 4.7 k $\Omega$  pull-up resistor that is tied to 3.3 V Vdd power.

Provide both pull-up and pull-down options for all MAD[31:0] bus signals. Pull all reserved MAD bus signals LOW. Table 3.15 describes the poweron sense options.

Signal	Ball	Function	Pulled LOW (Default)	Pulled HIGH
MAD[31]	AB26	NVSRAM/SRAM Installed	No NVSRAM/SRAM installed	NVSRAM/SRAM installed
MAD[30]	AA25	NVSRAM or SRAM Select	SRAM Installed	NVSRAM installed
MAD[29]	R22	SGPIO CPLD	SGPIO CPLD not installed	SGPIO CPLD installed
MAD[28:17]	-		Reserved	
MAD[16]	V26	PCI-X Mode	Enables PCI-X mode support	Disables PCI-X mode support
MAD[15]	H24	133 MHz PCI-X	Enables 133 MHz PCI-X bus	Disables 133 MHz PCI-X bus
MAD[14]	K24	64-bit PCI	Configures a 64-bit PCI bus	Configures a 32-bit PCI bus
MAD[13]	H23	66 MHz PCI	Enables 66 MHz PCI bus	Disables 66 MHz PCI bus
MAD[12:11]	_		Reserved	
MAD[10]	C26	MSI-X	Enables MSI-X operation	Disables MSI-X operation
MAD[9]	-		Reserved	
MAD[8]	D25	PCI Hot Swap	Disables PCI Hot Swap	Enables PCI Hot Swap
MAD[7]	D24	IOP Boot Enable	Enables the IOP at power-up	Disables the IOP at power-up
MAD[6]	-		Reserved	
MAD[5]	E24	Subsystem ID	Subsystem ID bit [15] = 0b0	Subsystem ID bit [15] = 0b1
MAD[4]	-		Reserved	
MAD[3]	C25	Device ID	Device ID bit [0] = 0b0	Device ID bit [0] = 0b1
MAD[2:1]	G23; F23	Flash ROM Size	0b01 = 2 0b10 = 4	1 Mbyte 2 Mbytes 4 Mbytes sh ROM present
MAD[0]	-		Reserved	

Table 3.15 Power-On Sense Pin Definitions
---

- MAD[31] NVSRAM or SRAM Installed Pulling this signal HIGH indicates that an NVSRAM or an SRAM is installed. Pulling this signal LOW indicates that neither an NVSRAM nor an SRAM is installed.
- MAD[30] NVSRAM or SRAM Select Pulling this signal LOW when MAD[31] is pulled HIGH indicates that an SRAM is installed. Pulling this signal HIGH when MAD[31] is pulled HIGH indicates that an NVSRAM is installed.
- MAD[29] SGPIO CPLD Installed Pulling this signal LOW indicates that an SGPIO CPLD is not installed. Pulling this signal HIGH indicates that an SGPIO CPLD is installed.

- MAD[28:17], Reserved.
- **MAD[16]**, **PCI-X Operation** Pulling this signal LOW enables the PCI-X operation. Pulling this signal HIGH disables PCI-X operation.
- MAD[15], 133 MHz PCI-X Operation Pulling this signal LOW enables 133 MHz PCI-X operation. Pulling this signal HIGH disables 133 MHz PCI-X operation.
- MAD[14], 64-bit PCI Operation Pulling this signal LOW enables 64-bit PCI operation. Pulling this signal HIGH disables 64-bit PCI operation.
- MAD[13], 66 MHz PCI Operation Pulling this signal LOW enables 66 MHz PCI operation. Pulling this signal HIGH disables the 66 MHz PCI operation.
- MAD[12:11], Reserved.
- **MAD[10]**, **MSI-X** Pulling this signal LOW enables MSI-X operation. Pulling this signal HIGH disables MSI-X operation.
- MAD[9], Reserved.
- MAD[8], PCI Hot Swap Pulling this signal LOW indicates that PCI Hot Swap is not implemented on the board. Pulling this signal HIGH indicates that PCI Hot Swap is implemented on the board.
- MAD[7], IOP Boot Sequence Pulling downs to pull this signal LOW enables the IOP boot sequence following a reset. Pulling this signal HIGH disables the IOP boot sequence.
- MAD[6], Reserved.
- MAD[5], Subsystem Device ID Control Pulling this signal LOW programs bit 15 of the Subsystem Device ID register to 0b0. Pulling this signal HIGH programs bit 15 of the Subsystem Device ID register to 0b1. Refer to Subsystem ID register description on page 4-13 for more information.
- MAD[4], Reserved.
- MAD[3], Device ID Control Pulling this signal LOW programs bit 0 of the Device ID register to 0b0. Pulling this signal HIGH programs bit 0 of the Device ID register to 0b1.
- MAD[2:1], Flash ROM Size These pins configure the Flash ROM size.

## 3.12 Internal Pull-Ups and Pull-Downs

Table 3.16 describes the pull-up and pull-down signals for the LSISAS1064.

Table 3.16	Pull-Up	and Pull-Down	Conditions
------------	---------	---------------	------------

Signal Name	BGA Position	Pull Type
MODE[5:0]	C2, F4, D1, E3, E2, F3	Internal Pull-down.
MAD[31:0]	AB26, AA25, R22, W26, V24, V25, AA26, U24, T22, Y26, R23, U25, R26, T24, T26, V26, H24, K24, H23, H21, D23, C26, E25, D25, D24, D26, E24, C24, C25, G23, F23, B26	Internal Pull-down.
MADP[3:0]	W23, P26, J26, G21	Internal Pull-up.
SERIAL_DATA, SERIAL_CLK	A7, A8	Internal Pull-up.
GPIO[3:0]	K2, L3, K3, J2	Internal Pull-up.
TRST/	L1	Internal Pull-up.
TCK, TDI, TMS	L2, J1, P2	Internal Pull-up.
TRST_ICE/, TCK_ICE, TDI_ICE, TMS_ICE	C5, B5, F7, A4	Internal Pull-up.
SCAN_ENABLE, SCAN_MODE, IDDTN	B2, H7, N1	Internal Pull-down.
TN/	P5	Internal Pull-up.
ZCR_EN/	T1	Internal Pull-up.
CPCI_EN/	R1	Internal Pull-up.
CPCI_SWITCH	P1	Internal Pull-down.
ISTWI_CLK, ISTWI_DATA	F22, F21	Internal Pull-up.
REFCLK_B	D3	Internal Pull-down.
FSELA	G5	Internal Pull-down.
TST_RST/	G7	Internal Pull-up.

# Chapter 4 PCI Host Register Description

This chapter describes the PCI host register space. This chapter consists of the following sections:

- Section 4.1, "PCI Configuration Space Register Description"
- Section 4.2, "PCI I/O Space and Memory Space Register Description"

The register map at the beginning of each register description provides the default bit settings for the register. Shading indicates a reserved bit or register. Do not access the reserved address areas.

The PCI System Address space consists of three regions: Configuration Space, Memory Space, and I/O Space. PCI Configuration Space supports the identification, configuration, initialization and error management functions for the LSISAS1064 PCI function.

PCI Memory Space [0] and Memory Space [1] form the PCI Memory Space. PCI Memory Space [0] provides normal system accesses to memory and PCI Memory Space [1] provides diagnostic memory accesses. PCI I/O Space provides normal system access to memory.

## 4.1 PCI Configuration Space Register Description

This section provides bit level descriptions of the PCI Configuration Space registers. Table 4.1 defines the PCI Configuration Space registers.

The LSISAS1064 enables, orders, and locates the PCI extended capability register structures (Power Management, Messaged Signaled Interrupts, MSI-X, and PCI-X) to optimize device performance. The LSISAS1064 does not hard code the location and order of the PCI extended capability structures. The address and location of the PCI extended capability structures are subject to change. To access a PCI extended capability structure, follow the pointers held in the Capability

Pointer registers and identify the extended capability structure with the Capability ID register for the given structure.

31	16 15										
Devi	ce ID	Vend	0x00	4-3							
Sta	Status     Command       Class Code     Revision ID										
	Class Code	•	Revision ID	0x08	4-7						
Reserved	Header Type	Latency Timer	Cache Line Size	0x0C	4-8						
	I/O Ba	se Address		0x10	4-9						
		ory [0] Low		0x14	4-10						
	Memo	ory [0] High		0x18	4-10						
	Memo	ory [1] Low		0x1C	4-11						
	Memo	ory [1] High		0x20	4-11						
	Re	eserved		0x24	-						
	0x28	-									
Subsy	Subsystem ID Subsystem Vendor ID										
	Expansion R	OM Base Address		0x30	4-13						
	Reserved Capabilities Pointer										
				0x38	-						
Maximum Latency	Minimum Grant	Interrupt Pin	Interrupt Line	0x3C	4-15						
		eserved			-						
Power Manager	nent Capabilities	PM Next Pointer	PM Capability ID		4-17						
PM Data	PM BSE	Power Managem	ent Control/Status		4-18						
	R	eserved			-						
MSI Mess	age Control	MSI Next Pointer	MSI Capability ID		4-20						
	MSI Messag	ge Lower Address		0x40-	4-22						
	MSI Messag	je Upper Address		0xFF	4-23						
Res	erved	MSI Mes	sage Data		4-23						
		4-24									
		4-24									
		-									
MSI-X Mes	MSI-X Message Control MSI-X Next Pointer MSI-X Capability ID										
		4-26									
	MSI-X	PBA Offset			4-27						
	Re	eserved			-						
PCI-X C	ommand	PCI-X Next Pointer	PCI-X Capability ID		4-28						
	PCI	-X Status			4-30						
	R	eserved			-						

#### Register: 0x00–0x01 Vendor ID Read Only

15	15 8 7													0	
	Vendor ID														
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0

#### Vendor ID

[15:0]

This 16-bit register identifies the manufacturer of the device. The Vendor ID is 0x1000.

#### Register: 0x02–0x03 Device ID Read Only

15	15 8 7													0	
Device ID															
0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0

#### **Device ID**

#### [15:0]

This 16-bit register identifies the particular device. The default Device ID for the LSISAS1064 is 0x0050.

#### Register: 0x04–0x05

Command

#### **Read/Write**

15	15 8 7														0
Command															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The Command register provides coarse control over the PCI function's ability to generate and respond to PCI cycles. Writing a zero to this register logically disconnects the LSISAS1064 PCI function from the PCI bus for all accesses except configuration accesses.

# Reserved [15:11] This field is reserved.

#### Interrupt Disable

Clearing this bit enables the PCI function to assert its interrupt signal (INTA/). Setting this bit disables the PCI function from asserting its interrupt signal.

#### Fast Back-to-Back Enable

This bit determines if the master can perform fast backto-back transactions to different devices. Clearing this bit indicates that fast back-to-back transactions are permitted to only the same device. Setting this bit indicates that the master can perform fast back-to-back transactions to different devices. To set this bit, all devices on the PCI bus must support fast back-to-back transactions.

#### SERR/ Enable

Setting this bit enables the LSISAS1064 to activate the SERR/ driver. Clearing this bit disables the SERR/ driver.

#### Reserved

This bit is reserved.

#### Enable Parity Error Response

Setting this bit enables the LSISAS1064 PCI function to detect parity errors on the PCI bus and report these errors to the system. Clearing this bit causes the LSISAS1064 PCI function to set the Detected Parity Error bit, bit 15 in the PCI Status register, but not assert PERR/ when the PCI function detects a parity error. This bit only affects parity checking. The PCI function always generates parity for the PCI bus.

#### Reserved

This bit is reserved.

#### Write and Invalidate Enable

Setting this bit enables the PCI function to generate write and invalidate commands on the PCI bus when operating in the conventional PCI mode.

#### Reserved

This bit is reserved.

#### Enable Bus Mastering

Setting this bit allows the PCI function to behave as a PCI bus master. Clearing this bit disables the PCI function from generating PCI bus master accesses.

4-4

9

## 8

6

7

## 5

4

3

2

#### Enable Memory Space

This bit controls the ability of the PCI function to respond to Memory Space accesses. Setting this bit allows the LSISAS1064 to respond to Memory Space accesses at the address range specified by the Memory [0] Low, Memory [0] High, Memory [1] Low, Memory [1] High, and the Expansion ROM Base Address registers. Clearing this bit disables the PCI function's response to PCI Memory Space accesses.

#### Enable I/O Space

This bit controls the LSISAS1064 PCI function's response to I/O Space accesses. Setting this bit enables the PCI function to respond to I/O Space accesses at the address range the PCI Configuration Space I/O Base Address register specifies. Clearing this bit disables the PCI function's response to I/O Space accesses.

## Register: 0x06–0x07 Status Read/Write

15							8	7							0
							Sta	itus							
0	0	0	0	0	0	1	0	0	0	1	1	0	0	0	0

Reads to this register behave normally. To clear a bit location that is currently set, write the bit to one (1). For example, to clear bit 15 when it is set and not affect any other bits, write 0x8000 to the register.

## Detected Parity Error (from Slave) 15

This bit is set per the PCI Local Bus Specification, Version 3.0, and PCI-X Addendum to the PCI Local Bus Specification, Revision 2.0.

#### Signaled System Error 14 The LSISAS1064 PCI function sets this bit when

The LSISAS1064 PCI function sets this bit when asserting the SERR/ signal.

## Received Master Abort (from Master) 13

A master device sets this bit when a Master Abort command terminates its transaction (except for Special Cycle).

1

## Received Target Abort (from Master)

A master device sets this bit when a Target Abort command terminates its transaction.

#### Signaled Target Abort

The target device must set this bit when it terminates a transaction with a target abort command.

#### **DEVSEL/**Timing

These two read only bits encode the timing of DEVSEL/ and indicate the slowest time that a device asserts DEVSEL/ for any bus command except Configuration Read and Configuration Write. The LSISAS1064 only supports medium DEVSEL/ timing. The possible timing values are:

0b00	Fast
0b01	Medium
0b10	Slow
0b11	Reserved

#### **Data Parity Error Reported**

This bit is set per the PCI Local Bus Specification, Revision 3.0, and PCI-X Addendum to the PCI Local Bus Specification, Revision 2.0. Refer to bit 0 of the PCI-X Command register for more information.

#### Reserved

This field is reserved.

#### 66 MHz Capable

The MAD[13] Power-On Sense pin controls this bit. Allowing the internal pull-down to pull MAD[13] LOW sets this bit and indicates to the host system that the LSISAS1064 PCI function is capable of operating at 66 MHz. Pulling MAD[13] HIGH clears this bit and indicates to the host system that the LSISAS1064 PCI function is not configured to operate at 66 MHz. Refer to Section 3.11, "Power-On Sense Pins Description," for more information.

4-6

#### 12

11

[10:9]

8

#### 5

[7:6]

## **New Capabilities**

#### **Interrupt Status**


This bit reflects the status of the INTA/ (or ALT\_INTA/) signal.

## Reserved

[2:0]

This field is reserved.

## Register: 0x08 Revision ID Read/Write




## **Revision ID**

[7:0]

This register indicates the current revision level of the device.

## Register: 0x09-0x0B

Class Code Read Only



## **Class Code**

[23:0]

This 24-bit register identifies the generic function of the device. The upper byte of this register is a base class code, the middle byte is a subclass code, and the lower byte identifies a specific register-level programming interface. The value of this register is 0x010000, which identifies a SCSI controller.

4

## **Register: 0x0C** Cache Line Size Read/Write

7							0
			Cache L	ine Size			
0	0	0	0	0	0	0	0

## Cache Line Size

[7:3] This register specifies the system cache line size in units of 32-bit words. In the conventional PCI mode, the LSISAS1064 PCI function uses this register to determine whether to use Write and Invalidate or Write commands for performing write cycles. Programming this register to a number other than a nonzero power of two disables the the use of the PCI performance commands to execute data transfers. The PCI function ignores this register when operating in the PCI-X mode.

## Reserved

[2:0]

This field is reserved.

## Register: 0x0D Latency Timer **Read/Write**

7							0
			Latency	y Timer			
0	Х	0	0	0	0	0	0

## Latency Timer

The Latency Timer register specifies, in units of PCI bus clocks, the value of the Latency Timer for this PCI bus master. If the LSISAS1064 initializes in the PCI mode, the default value of this register is 0x00. If the LSISAS1064 initializes in the PCI-X mode, the default value of this register is 0x40.

#### Reserved

[3:0]

[7:4]

This field is reserved.

## Register: 0x0E Header Type Read Only

7							0
			Heade	er Type			
0	0	0	0	0	0	0	0

#### Header Type


[7:0]

This 8-bit register identifies the layout of bytes 0x10 through 0x3F in configuration space and also indicates if the device is a single function or multifunction PCI device. Since the LSISAS1064 is a single function PCI device, bit 7 is cleared.

## Register: 0x0F

Reserved

31



													_						_						_	_	_		_		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

This base address register maps the operating register set into I/O Space. The LSISAS1064 requires 256 bytes of I/O Space for this base address register. Hardware sets bit 0 to 0b1. Bit 1 is reserved and returns 0b0 on all reads.

## I/O Base Address [31:2]

This field contains the I/O Base address.

This field is reserved.

## Register: 0x14–0x17 Memory [0] Low Read/Write

31							24	23							16	15							8	7							0
													Ν	/lem	nory	[0]	Lo	N													
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0

The Memory [0] Low register and the Memory [0] High register map SCSI operating registers into Memory Space [0]. This register contains the lower 32 bits of the Memory Space [0] base address. Hardware programs bits [9:0] to 0b000000100, which indicates that the Memory Space [0] base address is 64 bits wide and that the memory data is not prefetchable. The LSISAS1064 requires 1024 bytes of memory space.

Memory [0] Low[31:0]This field contains the Memory [0] Low address.

## Register: 0x18–0x1B Memory [0] High Read/Write

31							24	23							16	15							8	7							0	
													Ν	/lem	ory	[0]	Hig	h														
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

The Memory [0] High register and the Memory [0] Low register map SCSI operating registers into Memory Space [0]. This register contains the upper 32 bits of the Memory Space [0] base address. The LSISAS1064 requires 1024 bytes of memory space.

Memory [0] High[31:0]This field contains the Memory [0] High address.


## Register: 0x1C–0x1F Memory [1] Low Read/Write

31							24	23							16	15							8	7							0
													Ν	/lem	nory	[1]	Lov	v													
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0

The Memory [1] Low register and the Memory [1] High register map the RAM into Memory Space [1]. This register contains the lower 32 bits of the Memory Space [1] base address. Hardware programs bits [12:0] to 0b0000000000100, which indicates that the Memory Space [1] base address is 64 bits wide and that the memory data is not prefetchable. The LSISAS1064 requires 64 Kbytes of memory for Memory Space [1].

Memory [1] Low[31:0]This field contains the Memory [1] Low address.

## Register: 0x20–0x23 Memory [1] High Read/Write



The Memory [1] High register and the Memory [1] Low register map the RAM into Memory Space [1]. This register contains the upper 32 bits of the Memory Space [1] base address. The LSISAS1064 requires 64 Kbytes of memory for Memory Space [1].


## Memory [1] High

[31:0]

This field contains the Memory [1] High address.

## Register: 0x24-0x27


Reserved



## Reserved

This register is reserved.

## Register: 0x28-0x2B Reserved



#### Reserved

[31:0]

This register is reserved.

## Register: 0x2C-0x2D

Subsystem Vendor ID

**Read Only** 

15							8	7							0
						Subs	ystem	Venc	lor ID						
х	х	х	х	х	х	х	х	х	х	х	х	х	х	х	х

## Subsystem Vendor ID

[15:0]

This 16-bit register uniquely identifies the vendor that manufactures the add-in board or subsystem where the LSISAS1064 resides. This register provides a mechanism for an add-in card vendor to distinguish their cards from another vendor's cards, even if the cards use the same PCI controller (and have the same Vendor ID and Device ID).

## Register: 0x2E-0x2F Subsystem ID Read Only

15							8	7							0
						S	ubsys	stem I	D						
х	x	х	х	х	х	x	х	х	х	х	x	х	x	х	x

## Subsystem ID

[15:0] This 16-bit register uniquely identifies the add-in board or subsystem where this PCI device resides. This register provides a mechanism for an add-in card vendor to distinguish their cards from one another even if the cards use the same PCI controller (and have the same Vendor ID and Device ID). The board designer can store a vendor specific, 16-bit value in the NVData image. By default, the LSISAS1064 loads this register from the NVData image at power up.

The Subsystem Device ID Control Power-On Sense pin (MAD[5]) can control the value of bit [15] of this register. Allowing the Subsystem Device ID Control pin to remain internally pulled LOW has no effect on this register. Pulling this pin HIGH sets bit [15] of this register. Pulling the ID Control pin HIGH takes precedence over all other settings for bit [15].

- If the ID Control pin is pulled LOW, this register con-• tains 0x1000.
- If the ID Control pin is pulled HIGH, this register contains 0x9000.

Refer to Section 3.11, "Power-On Sense Pins Description," for additional information.

## Register: 0x30–0x33 Expansion ROM Base Address **Read/Write**

31							24	23							16	15							8	7							0
											E	xpa	Insid	on F	RON	/I Ba	ase	Ado	dres	s											
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

4-14

This four-byte register contains the base address and size information for the expansion ROM.

#### Expansion ROM Base Address [31:11] These bits correspond to the upper 21 bits of the

expansion ROM base address. The host system detects the size of the external memory by first writing 0xFFFFFFF to this register and then reading the register back. The LSISAS1064 responds with zeros in all don't care locations. The least significant one (1) that remains represents the binary version of the external memory size. For example, to indicate an external memory size of 32 Kbytes, this register returns ones in the upper 17 bits when written with 0xFFFFFFFF and read back.

## Reserved

This field is reserved.

## **Expansion ROM Enable**

This bit controls if the device accepts accesses to its expansion ROM. Setting this bit enables address decoding. Depending on the system configuration, the device can optionally use an expansion ROM. Note that to access the expansion ROM, the user must also set bit 1 in the PCI Command register.

## Register: 0x34 Capabilities Pointer Read Only

7							0			
Capabilities Pointer										
x	x x x x x x x x									

## **Capabilities Pointer**

[7:0]


This register indicates the location of the first extended capabilities register in PCI Configuration Space. The value of this register varies according to system configuration.

[10:1]



## Register: 0x35–0x37

Reserved




#### Reserved

[23:0]

This register is reserved.

## Register: 0x38–0x3B Reserved



## Reserved

[31:0]

This register is reserved.

## Register: 0x3C Interrupt Line Read/Write

7	7 (										
	Interrupt Line										
0 0 0 0 0 0 0											

## Interrupt Line

[7:0]

This register communicates interrupt line routing information. Power-On-Self-Test (POST) software writes the routing information into this register as it configures the system. This register indicates the system interrupt controller input to which this PCI function's interrupt pin connects. System architecture determines the values in this register.

## Register: 0x3D Interrupt Pin Read Only

7	7 0										
Interrupt Pin											
0 0 0 0 0 0 1											

## Interrupt Pin

[7:0]

This read only register indicates which interrupt pin the PCI function uses. This register is set to 0x01, which indicates that PCI function presents interrupts on the INTA/ or ALT\_INTA/ pins. The Interrupt Request Routing Mode bits, bits [9:8] in the Host Interrupt Mask register, determine if the function presents interrupts on INTA/, ALT\_INTA/, or both.

## Register: 0x3E Minimum Grant Read Only

7	7 0										
Minimum Grant											
0	0 1 0 0 0 0 0										

## Min\_Gnt

#### [7:0]

This register specifies the desired settings for the latency timer values in units of 0.25  $\mu$ s. Min\_Gnt specifies how long of a burst period the device needs. The LSISAS1064 sets this register to 0x40 indicating a burst period of 16.0  $\mu$ s.

## Register: 0x3F Maximum Latency Read Only

7	7											
	Maximum Latency											
0 0 0 0 1 0 1 0												

## Max\_Lat

[7:0]

This register specifies the desired settings for the latency timer values in units of 0.25  $\mu$ s. Max\_Lat specifies how often the device needs to gain access to the PCI bus. The LSISAS1064 sets this register to 0x0A since it requires the PCI bus every 2.5  $\mu$ s.

## **Register: 0xXX** Power Management Capability ID Read Only

7	7 (											
Power Management Capability ID												
0 0 0 0 0 0 1												

Power Management Capability ID[7:0]This register indicates the type of the current data<br/>structure. It is set to 0x01 to indicate the Power<br/>Management Data Structure.

## Register: 0xXX

Power Management Next Pointer Read Only

7	7 0											
	Power Management Next Pointer											
x	x x x x x x x x											

## Power Management Next Pointer

[7:0]

This register contains the pointer to the next item in the PCI function's extended capabilities list. The value of this register varies according to system configuration.

## Register: 0xXX

## Power Management Capabilities Read Only

15	15 8 7											0
	Power Management Capabilities											
0 0 0 0 0 1 1 0 0 0 0 0 0 1										0		

#### PCI Host Register Description Copyright © 2003–2005 by LSI Logic Corporation. All rights reserved.

## PME\_Support

These bits define the power management states in which the device asserts the Power Management Event (PME) pin. The LSISAS1064 clears these bits since the LSISAS1064 does not provide a PME signal.

## D2\_Support

The PCI function sets this bit since the LSISAS1064 supports power management state D2.

## D1\_Support

The PCI function sets this bit since the LSISAS1064 supports power management state D1.

## Aux\_Current

The PCI function clears this field since the LSISAS1064 does not support Aux\_Current.

## **Device Specific Initialization**

The PCI function clears this bit since no special initialization is required before a generic class device driver can use it.

## Reserved

This bit is reserved.

## **PME Clock**

The LSISAS1064 clears this bit since the chip does not provide a PME pin.

## Version

The PCI function programs these bits to 0b010 to indicate that the LSISAS1064 complies with the PCI Power Management Interface Specification, Revision 1.2.

## **Register: 0xXX** Power Management Control/Status

## Read/Write

4-18

15	15 8 7												0
	Power Management Control/Status												
0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0										0		

## [8:6]

## 4

5

#### 3 ot

#### [2:0]

## 10

9

[15:11]

## **PME Status**

The PCI function clears this bit since the LSISAS1064 does not support PME signal generation from D3<sub>cold</sub>.

## Data Scale

## **Data Select**

## [12:9]

[14:13]

The PCI function clears these bits since the LSISAS1064 does not support the Power Management Data register.

## PME Enable

The PCI function clears this bit since the LSISAS1064 does not provide a PME signal and disables PME assertion.

## Reserved

This field is reserved.

## **Power State**

[1:0]

[7:2]

These bits determine the current power state of the LSISAS1064. Power states are:

0b00	D0
0b01	D1
0b10	D2
0b11	D3 <sub>hot</sub>

## Register: 0xXX

Power Management Bridge Support Extensions Read Only

7	7											
	Power Management Bridge Support Extensions											

## Power Management Bridge Support Extensions [7:0]

This register indicates PCI Bridge specific functionality. The LSISAS1064 always returns 0x00 in this register.

## 15

The PCI function clears these bits since the LSISAS1064 does not support the Power Management Data register.

## Register: 0xXX Power Management Data Read Only

7	7 0										
	Power Management Data										
0	0 0 0 0 0 0 0 0										

## Power Management Data

[7:0]

This register provides an optional mechanism for the PCI function to report state-dependent operating data. The LSISAS1064 always returns 0x00 in this register.

## Register: 0xXX MSI Capability ID Read Only

 7
 0

 MSI Capability ID
 0

 0
 0
 0
 1
 0
 1


## **MSI Capability ID**

[7:0]

This register indicates the type of the current data structure. This register always returns 0x05, indicating Message Signaled Interrupts (MSI).

## Register: 0xXX

MSI Next Pointer Read Only



## **MSI Next Pointer**

[7:0]

This register points to the next item in the PCI function's extended capabilities list. The value of this register varies according to system configuration.

## Register: 0xXX MSI Message Control Read/Write



#### Reserved

[15:9]

8

7

[6:4]

This field is reserved.

## Per-Vector Masking Capable

If this bit is set, the device supports MSI per-vector masking. If this bit is cleared, the function does not support MSI per-vector masking. This bit is read only.

## 64-Bit Address Capable

The PCI function sets this read only bit to indicate support of a 64-bit message address.

## Multiple Message Enable

These read/write bits indicate the number of messages that the host allocates to the LSISAS1064. The host system software allocates all or a subset of the requested messages by writing to this field. The number of allocated request messages must align to a power of two. Table 4.2 provides the bit encoding of this field.

## Table 4.2 Multiple Message Enable Field Bit Encoding

Bits [6:4] Encoding	Number of Allocated Messages
0b000	1
0b001	2
0b010	4
0b011	8
0b100	16
0b101	32
0b110	Reserved
0b111	Reserved

## **Multiple Message Capable**

These read only bits indicate the number of messages that the LSISAS1064 requests from the host. The host system software reads this field to determine the number of requested messages. The number of requested messages must align to a power of two. The LSISAS1064 sets this field to 0b000 to request one message. All other encodings of this field are reserved.


## **MSI Enable**

0

[3:1]

System software sets this bit to enable MSI. To enable MSI, the MSI-X bit in the MSI-X Message Control register must also be cleared ('0'). Setting this bit enables the device to use MSI to interrupt the host and request service. Setting this bit prohibits the LSISAS1064 from using the INTA/ or ALT\_INTA/ pins to request service from the host. Setting this bit to mask interrupts on the INTA/ or ALT\_INTA/ pins is a violation of the PCI specification.

## Register: 0xXX MSI Message Lower Address Read/Write



#### Reserved This field is reserved.

PCI Host Register Description Copyright © 2003-2005 by LSI Logic Corporation. All rights reserved.

## Register: 0xXX MSI Message Upper Address Read/Write

31		24 23						16 15								8	7							0							
											I	MSI	Me	ssa	ge	Upp	er A	٨dd	ress	5											
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### MSI Message Upper Address

[31:0]

The LSISAS1064 supports 64-bit MSI message. This register contains the upper 32 bits of the 64-bit message address, which the system specifies. The host system software can program this register to 0x0000 to force the PCI function to generate 32-bit message addresses.

## Register: 0xXX MSI Message Data Read/Write


1	5							8	7							0
	MSI Message Data															
(	C	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

## MSI Message Data

#### [15:0]

System software initializes this register by writing to it. The LSISAS1064 sends an interrupt message by writing a Dword to the address held in the MSI Message Lower Address and MSI Message Upper Address registers. This register forms bits [15:0] of the Dword message that the PCI function passes to the host. The PCI function drives bits [31:16] of this message to 0x0000.

## Register: 0xXX MSI Mask Bits Read/Write




#### MSI Mask Bits

#### [31:0]

For each mask bit that is set, the device is prohibited from sending an associated message. Refer to the PCI specification for a complete description of this register.

## Register: 0xXX MSI Pending Bits Read Only



#### **MSI Pending Bits**

#### [31:0]

For each Pending bit that is set, the function has a pending associated message. Refer to the PCI specification for a complete description of this register.

## Register: 0xXX MSI-X Capability ID

## Read Only

7							0			
	MSI-X Capability ID									
0	0 0 0 1 0 0 1									

## **MSI-X Capability ID**

#### [7:0]

This register indicates the type of the current data structure. This register always returns 0x11, indicating MSI-X.

## Register: 0xXX MSI-X Next Pointer Read Only

7 0										
	MSI-X Next Pointer									
x	x x x x x x x x									

#### **MSI-X Next Pointer**

[7:0]

This register points to the next item in the extended capabilities list. The value of this register varies according to system configuration.

## Register: 0xXX MSI-X Message Control Read/Write

15							8	7							0
	MSI-X Message Control														
0	0	0	0	0	х	х	х	х	x	х	х	х	х	х	х

#### MSI-X Enable

Setting this bit enables the device to use MSI-X to request service from the host. To enable MSI-X, the MSI Enable bit in the MSI Message Control register must be cleared ('0'). Setting this bit also prohibits the device from using the INTA/ or ALT\_INTA/ pins to request service from the host. Setting this bit to mask interrupts on the INTA/ or ALT\_INTA/ pins is a violation of the PCI specification.

## **Function Mask**

Setting this bit masks all of the reset vectors that are associated with the function. This bit overrides the pervector mask bit settings. Clearing this bit enables the pervector mask bit to determine if a vector is masked.

#### Reserved

This field is reserved.

## Table Size


[10:0]

[13:11]

Host software reads this field to determine the MSI-X table size.

15

## **Register: 0xXX MSI-X** Table Offset **Read Only**



#### **MSI-X** Table Offset

[31:3] This field provides an offset from the address held in the base address registers of the device to the base of the MSI-X table.


#### Table BIR

[2:0] This field indicates which of the base address registers of the device, which are located at 0x10 in PCI Configuration Space, maps the MSI-X table into memory. Table 4.3 provides the BIR field definitions.

#### Table 4.3 **BIR Field Definitions**

BIR Value	Base Address Register
0	0x10
1	0x14
2	0x18
3	0x1C
4	0x20
5	0x24
6	Reserved
7	Reserved

## **Register: 0xXX MSI-X PBA Offset Read Only**




#### MSI-X PBA Offset

This field contains an offset from one of the base address registers of the device that points to the MSI-X PBA. The lower 3 bits of this register are cleared ('0') for a 32-bit aligned offset.

## **PBA BIR**

This field indicates which of the base address registers of the device, which are located at 0x10 in PCI Configuration Space, maps the MSI-X PBA into memory. Table 4.3 provides the BIR field definitions.

## Register: 0xXX PCI-X Capability ID Read Only



## **PCI-X Capability ID**

[7:0]

This register indicates the type of the current data structure. This register returns 0x07, indicating the PCI-X Data Structure.

[31:3]

[2:0]

## Register: 0xXX PCI-X Next Pointer Read Only

7	7 0									
	PCI-X Next Pointer									
x	x x x x x x x x									

#### PCI-X Next Capabilities Pointer

[7:0]

This register points to the next item in the device's capabilities list. The value of this register varies according to system configuration.

## Register: 0xXX PCI-X Command Read/Write

15							8	7							0
	PCI-X Command														
0	0	0	1	0	0	0	0	0	1	1	0	0	0	0	0

#### Reserved

[15:7]

This field is reserved.

## Maximum Outstanding Split Transactions [6:4]

These bits indicate the maximum number of split transactions the LSISAS1064 can have outstanding at one time. The LSISAS1064 uses the most recent value of this register each time it prepares a new sequence. Note that if the LSISAS1064 prepares a sequence before the setting of this field changes, the PCI function initiates the prepared sequence with the previous setting. Table 4.4 provides the bit encodings for this field.

#### Table 4.4 Maximum Outstanding Split Transactions

Bits [6:4] Encoding	Maximum Outstanding Split Transactions
0b000	1
0b001	2
0b010	3

Bits [6:4] Encoding	Maximum Outstanding Split Transactions
0b011	4
0b100	8
0b101	12
0b110	16
0b111	Reserved

## Table 4.4 Maximum Outstanding Split Transactions (Cont.)

Maximum Memory Read Byte Count [3:2] These bits indicate the maximum byte count the

These bits indicate the maximum byte count the LSISAS1064 uses when initiating a sequence with one of the burst memory read commands. Table 4.5 provides the bit encodings for this field.

## Table 4.5 Maximum Memory Read Count

Bits [3:2] Encoding	Maximum Memory Read Byte Count
0b00	512
0b01	1024
0b10	2048
0b11	Reserved

## Reserved


This bit is reserved.

#### **Data Parity Error Recovery Enable**

The host device driver sets this bit to allow the LSISAS1064 to attempt to recover from data parity errors. If the user clears this bit and the LSISAS1064 is operating in the PCI-X mode, the LSISAS1064 asserts SERR/ whenever the Master Data Parity Error bit in the PCI Status register is set.

1

## Register: 0xXX PCI-X Status Read/Write



#### Reserved

[31:30]

This field is reserved.

Received Split Completion Error Message29The LSISAS1064 sets this bit upon receipt of a splitcompletion message if the split completion error attributebit is set. Write a one (1) to this bit to clear it.

**Designed Maximum Cumulative Read Size** [28:26] These read only bits indicate a number greater than or equal to the maximum cumulative size of all outstanding burst memory read transactions for the LSISAS1064 PCI device. The PCI function must report the smallest value that correctly indicates its capability. The LSISAS1064 reports 0b100 in this field to indicate a designed maximum cumulative read size of 16 Kbytes.

## Designed Maximum Outstanding Split Transactions

[25:23]

[22:21]

These read only bits indicate a number greater than or equal to the maximum number of all outstanding split transactions for the LSISAS1064 PCI device. The PCI function must report the smallest value that correctly indicates its capability. The LSISAS1064 reports 0b110 in this field to indicate that the designed maximum number of outstanding split transactions is sixteen.

## Designed Maximum Memory Read Byte Count

These read only bits indicate a number greater than or equal to the maximum byte count for the LSISAS1064 device. The PCI function uses this count to initiate a sequence with one of the burst memory read commands. The PCI function must report the smallest value that correctly indicates its capability. The LSISAS1064 reports Ob10 in this field to indicate that the designed maximum memory read bytes count is 2048.

## Device Complexity

The PCI function clears this read only bit to indicate that the LSISAS1064 is a simple device.

## **Unexpected Split Completion**

The PCI function sets this read only bit when it receives an unexpected split completion. Once set, this bit remains set until software clears it. Write a one (1) to this bit to clear it.

## Split Completion Discarded

The PCI function sets this read only bit when it discards a split completion. Once set, this bit remains set until software clears it. Write a one (1) to this bit to clear it.

## 133 MHz Capable

The MAD[15] Power-On Sense pin controls this read only bit. Allowing the internal pull-downs to pull MAD[15] LOW sets this bit and enables 133 MHz operation of the PCI bus. Pulling MAD[15] HIGH clears this bit and disables 133 MHz operation of the PCI bus. Refer to Section 3.11, "Power-On Sense Pins Description," for more information concerning the Power-On Sense pins.

## 64-Bit Device

The MAD[14] Power-On Sense pin controls this read only bit. Allowing the internal pull-downs to pull MAD[14] LOW sets this bit and indicates a 64-bit PCI Address/Data bus. Pulling MAD[14] HIGH clears this bit and indicates a 32-bit PCI Address/Data bus. If using the LSISAS1064 on an add-in card, this bit must indicate the size of the card's PCI Address/Data bus. Refer to Section 3.11, "Power-On Sense Pins Description," for more information concerning the Power-On Sense pins.

#### **Bus Number**

These read only bits indicate the number of the LSISAS1064 bus segment. The PCI function uses this number as part of its Requester ID and Completer ID. This field is read for diagnostic purposes only.

#### 17

16

18

20

19

# [15:8]

## **Device Number**

4-32

These read only bits indicate the device number of the LSISAS1064. The PCI function uses this number as part of its Requester ID and Completer ID. This field is read for diagnostic purposes only.

## **Function Number**

These read only bits indicate the number in the Function Number field (AD[10:8]) of a Type 0 PCI configuration transaction. The PCI function uses this number as part of its Requester ID and Completer ID. This field is read for diagnostic purposes only.

## 4.2 PCI I/O Space and Memory Space Register Description

This section describes the host interface registers in the PCI I/O Space and PCI Memory Space. These address spaces contain the Fusion-MPT interface register set. PCI Memory Space [0] and PCI Memory Space [1] form the PCI Memory Space. PCI Memory [0] supports normal memory accesses while PCI Memory Space [1] supports diagnostic memory accesses. For all registers except the Diagnostic Read/Write Data and Diagnostic Read/Write Address registers, access the address offset through either PCI I/O Space or PCI Memory Space [0]. Access to the Diagnostic Read/Write Data and Diagnostic Read/Write Address registers is only through PCI I/O Space. Table 4.6 defines the PCI I/O Space address map.

[2:0]

31	16 15	0	Offset	Page
	System Doorbell		0x0000	4-34
	Write Sequence		0x0004	4-34
	Host Diagnostic		0x0008	4-35
	Test Base Address		0x000C	4-37
	Diagnostic Read/Write Data		0x0010	4-37
	Diagnostic Read/Write Address		0x0014	4-38
	Reserved		0x0018-0x002F	-
	Host Interrupt Status		0x0030	4-38
	Host Interrupt Mask		0x0034	4-39
	Reserved		0x0038-0x003F	-
	Request Queue		0x0040	4-40
	Reply Queue		0x0044	4-41
	High Priority Request MFA Queue		0x0048	4-41
	Reserved		0x004C-0x007F	-

## Table 4.6 PCI I/O Space Address Map

Table 4.7 defines the PCI Memory Space [0] address map.

## Table 4.7 PCI Memory [0] Address Map

31	16 15	0	Offset	Page
	System Doorbell		0x0000	4-34
	Write Sequence		0x0004	4-34
	Host Diagnostic		0x0008	4-35
	Test Base Address		0x000C	4-37
	Reserved		0x0010-0x002F	-
	Host Interrupt Status		0x0030	4-38
	Host Interrupt Mask		0x0034	4-39
	Reserved		0x0038-0x003F	-
	Request Queue		0x0040	4-40
	Reply Queue		0x0044	4-41
	High Priority Request MFA Queue		0x0048	4-41
	Reserved		0x004C-0x007F	-
	Shared Memory		0x0080– 0x(Sizeof(Mem0)–1)	-

Table 4.8 defines the PCI Memory Space [1] address map.

## Table 4.8 PCI Memory [1] Address Map

31	16 15	0
	Diagnostic Memory	0x0000- 0x(Sizeof(Mem1)-1)

A bit level description of the PCI Memory and PCI I/O Spaces follows.

## Register: 0x00 System Doorbell Read/Write

31		24 23								16 15									8 7								0				
													S	Syste	em	Doc	orbe	11													
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


The System Doorbell register is a simple message passing mechanism that allows the system to pass single word messages to the embedded IOP processor and vice versa.

When a host system PCI master writes to the Host Registers->Doorbell register, the LSISAS1064 generates a maskable interrupt to the IOP. The value written by the host system is available for the IOP to read in the System Interface Registers->Doorbell register. The IOP clears the interrupt status after reading the value.

Conversely, when the IOP processor writes to the System Interface Registers->Doorbell register, the LSISAS1064 generates a maskable interrupt to the PCI system. The host system can read the value written by the IOP in the Host Registers->Doorbell register. The host system clears the interrupt status bit and interrupt pin by writing any value to the Host Registers->Interrupt Status register.

## Host Doorbell Value [31:0] During a write, this register contains the doorbell value that the host system passes to the IOP. During a read, this register contains the doorbell value that the IOP passes to the host system.

## Register: 0x04 Write Sequence Read/Write



The Write Sequence register provides a protection mechanism against inadvertent writes to the Host Diagnostic register.


## Reserved

This field is reserved.

## Write I/O Key

To enable write access to the Diagnostic Read/Write Data, Diagnostic Read/Write Address, and Host Diagnostic register, perform five data-specific writes to the Write I/O Key. Writing an incorrect value to the Write I/O Key invalidates the key sequence and the host must rewrite the entire sequence. The Write I/O Key sequence is: 0x00FF, 0x0004, 0x000B, 0x0002, 0x0007, and 0x000D. To disable write access to the Diagnostic Read/Write Data, Diagnostic Read/Write Address, and Host Diagnostic registers, perform a write of any value, except the Write I/O Key sequence, to the Write Sequence register. The Diagnostic Write Enable bit, bit 7 in the Host Diagnostic register, indicates the write access status.

## Register: 0x08 Host Diagnostic Read/Write



The Host Diagnostic register contains diagnostic controls and status information. This register can only be written when bit 7 of this register is set. This bit is set by writing the correct key sequence to the Write Sequence register.

## Reserved[31:11]This field is reserved.

## Clear Flash Bad Signature

Writing a one (1) to this bit clears the Flash Bad Signature setting within the LSISAS1064. This bit is self-clearing.

## Prevent IOC Boot

Setting this bit prevents the IOP from rebooting after a reset.

## Reserved

This field is reserved.

[3:0]

9

8

## **Diagnostic Write Enable**

The LSISAS1064 sets this read only bit when the host writes the correct Write I/O Key to the Write Sequence register. The LSISAS1064 clears this bit when the host writes a value other than the Write I/O Key to the Write Sequence register.

#### Flash Bad Signature

The LSISAS1064 sets this bit if the IOP ARM966E-S<sup>™</sup> processor encounters a bad Flash signature when booting from Flash ROM. The LSISAS1064 also sets the DisARM bit (bit 1 in this register) to hold the IOP ARM processor in a reset state. The LSISAS1064 maintains this state until the PCI host clears both the Flash Bad Signature and DisARM bits.

#### **Reset History**

The LSISAS1064 sets this bit if it experiences a Power On Reset (POR), PCI Reset, or TestReset/.

## **Diagnostic Read/Write Enable**

Setting this bit enables access to the Diagnostic Read/Write Data and Diagnostic Read/Write Address registers.

#### **TTL Interrupt**

Setting this bit configures PCI INTA/ as a TTL output. Clearing this bit configures PCI INTA/ as an open-drain output. Use this bit for test purposes only.

## Reset Adapter

Setting this write only bit causes a hard reset within the LSISAS1064. The bit self-clears after eight PCI clock periods. After deasserting this bit, the IOP ARM processor executes from its default reset vector.

#### DisARM

Setting this bit disables the ARM processor.

#### **Diagnostic Memory Enable**

Setting this bit enables diagnostic memory accesses through PCI Memory Space [1]. Clearing this bit disables diagnostic memory accesses to PCI Memory Space [1] and returns 0xFFFF on reads.

4-36

6

5

4

3

2


0

## Register: 0x0C Test Base Address Read/Write

31			24 23										16 15								8 7							0				
													Te	st E	Base	e Ad	ldre	SS														
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

The Test Base Address register specifies the base address for Memory Space [1] accesses.

	<b>Test Base Address</b> The number of significant bits is of the PCI Memory Space [1] in	2
	<b>Reserved</b> This field is reserved.	[9:0]
Register: Diagnostic R Read/Write	0x10 lead/Write Data	



This register reads or writes Dword locations on the LSISAS1064 internal bus. This register is only accessible through PCI I/O Space and returns 0xFFFFFFF if read through PCI Memory Space. The host can enable write access to this register by writing the correct Write I/O Key to the Write Sequence register and setting bit 4, the Diagnostic Write Enable bit, of the Host Diagnostic register. A write of any value other than the correct Write I/O Key to the Write Sequence register disables write access to this register.

### Diagnostic Read/Write Data [31:0] Using this register, the LSISAS1064 reads/writes data at the address that the Diagnostic Read/Write Address

the address that the Diagnostic Read/Write Address register specifies.

## Register: 0x14 Diagnostic Read/Write Address Read/Write

31	24 23	16 15	8 7	0
		Diagnostic Read/Write Address		
0 0 0 0	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0	0 0 0 0

The Diagnostic Read/Write Address register specifies a Dword location on the internal bus. The address increments by a Dword whenever the host system accesses the Diagnostic Read/Write Address register. This register is only accessible through PCI I/O Space and returns 0xFFFFFFF if read through PCI Memory Space. The host can enable write access to this register by writing the correct Write I/O Key to the Write Sequence register and setting bit 4, the Diagnostic Write Enable bit, of the Host Diagnostic register. A write of any value other than the correct Write I/O Key to the Write Sequence register disables write access to this register.

Diagnostic Read/Write Address[31:0]This register holds the address that the DiagnosticRead/Write Data register writes data to or reads data from.

## Register: 0x30 Host Interrupt Status Read/Write

31	1 24 23 16 1										15							8	7							0					
													Ho	st Ir	nterr	upt	Sta	itus													
0	x	х	х	x	х	х	х	х	x	х	x	х	x	х	х	х	х	x	х	х	x	х	х	х	х	х	х	0	х	х	0

The Host Interrupt Status register provides read only interrupt status information to the PCI Host. A write to this register of any value clears the associated System Doorbell interrupt.

#### **IOP Doorbell Status**

31

The LSISAS1064 sets this bit when the IOP receives a message from the system doorbell but has yet to process it. The IOP processes the System Doorbell message then clears the corresponding system request interrupt.

## Reserved

This field is reserved.

## **Reply Interrupt**

The LSISAS1064 sets this bit when the Reply Post FIFO is not empty. The LSISAS1064 generates a PCI interrupt when this bit is set and the corresponding mask bit in the Host Interrupt Mask register is cleared.


## Reserved

This field is reserved.

## System Doorbell Interrupt

The LSISAS1064 sets this bit when the IOP writes a value to the System Doorbell. The host can clear this bit by writing any value to this register. The LSISAS1064 generates a PCI interrupt when this bit is set and the corresponding mask bit in the Host Interrupt Mask register is cleared.

## Register: 0x34 **Host Interrupt Mask Read/Write**



The Host Interrupt Mask register masks and/or routes the interrupt conditions that the Host Interrupt Status register reports.

## Reserved

[31:10]

[9:8]

This field is reserved.

## Interrupt Request Routing Mode

This field routes PCI interrupts to the INTA/ or ALT INTA/ pins according to the bit encodings in Table 4.9. If the host system enables MSI or MSI-X, the LSISAS1064 does not signal PCI interrupts on the INTA/ or ALT\_INTA/ pins.

0

[2:1]

Bits [9:8] Encodings	Interrupt Signal Routing
0b00	INTA/ and ALT_INTA/
0b01	INTA/ Only
0b10	ALT_INTA/ Only
0b11	INTA/ and ALT_INTA/

#### Table 4.9 Interrupt Signal Routing

## Reserved

This field is reserved.

Reply Interrupt Mask3Setting this bit masks reply interrupts and prevents the<br/>assertion of a PCI interrupt for all reply interrupt conditions.

## Reserved This field is reserved.

## Doorbell Interrupt Mask


0

[2:1]

[7:4]

Setting this bit masks System Doorbell interrupts and prevents the assertion of a PCI interrupt for all System Doorbell interrupt conditions.

## Register: 0x40 Request Queue Read/Write



The Request Queue accepts Request Post MFAs from the host system on writes.

#### **Request Queue**

#### [31:0]

For reads, this register contains 0xFFFFFFF. For writes, the register contains the Request Post MFA.

# Register: 0x44 Reply Queue Read/Write

31							24	23							16	15							8	7							0
														Re	ply	Que	eue														
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

The Reply Queue provides Reply Post MFAs to the host system on reads and accepts Reply Free MFAs from the host system on writes.

#### **Reply FIFO** [31:0] For reads, this register contains the Reply Post MFA. For writes, the register contains the Reply Free MFA.

# **Register: 0x48** High Priority Request MFA Queue Read/Write

31	31 24 23			16 15						8 7					0		
High Priority Request MFA Queue																	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1									1	1							

The High Priority Request Queue accepts High Priority Request Post MFAs from the host on writes. The High Priority Request Post Queue is similar to the Request Post Queue, except that the LSISAS1064 processes requests from the High Priority Request Post FIFO before processing requests from the Request Post Queue.

# High Priority Request MFA [31:0]

For reads, this register contains 0xFFFFFFFF. For writes, the register contains the High Priority Request Post MFA.

# Chapter 5 Specifications

This chapter specifies the LSISAS1064 electrical and mechanical characteristics. It is divided into the following sections:

- Section 5.1, "DC Characteristics"
- Section 5.2, "AC Characteristics"
- Section 5.3, "External Memory Timing Diagrams"
- Section 5.4, "Pinout"
- Section 5.5, "Package Drawings"

Please refer to the *PCI Local Bus Specification*, the *PCI-X Addendum to the PCI Local Bus Specification*, and the *Serial Attached SCSI Standard* for timing information. The LSISAS1064 timings conform to the information that these specifications provide.

# 5.1 DC Characteristics

This section of the manual describes the LSISAS1064 DC characteristics. Tables 5.1 through 5.23 give current and voltage specifications.

## Table 5.1 Absolute Maximum Stress Ratings<sup>1</sup>

Symbol	Parameter	Min	Max	Unit	Test Conditions
T <sub>STG</sub>	Storage Temperature	-65	150	°C	_
V <sub>DD-Core</sub>	Supply Voltage	-0.3	2.0	V	_
V <sub>DD-IO</sub>	I/O Supply Voltage	-0.3	3.96	V	_
I <sub>LP</sub>	Latch-up Current	150	_	mA	EIA/JESD78
ESD <sub>HBM</sub>	Electrostatic Discharge -Human Body Model (HBM)	-	2 kV	V	JESD-A114-B

1. Stresses beyond those listed above can damage the device. These are stress ratings only; functional operation of the device at or beyond these values is not implied.

# Table 5.2 Operating Conditions<sup>1</sup>

Symbol	Parameter	Min	Nominal	Max	Unit	Test Conditions
V <sub>DD-Core</sub>	Core and Analog Supply Voltage	1.14	1.2	1.26	V	-
V <sub>DD-IO</sub>	I/O Supply Voltage	2.97	3.3	3.63	V	-
I <sub>DD-Core</sub>	Core and Analog Supply Current (dynamic) <sup>2</sup>	-	-	1.3	A	-
I <sub>DD-I/O</sub>	I/O Supply Current (dynamic) <sup>3</sup>	-	_	1.0	А	-
Тj	Junction Temperature	-	-	115	°C	-
T <sub>A</sub>	Operating Free Air	-	-	70	°C	-
θ <sub>JA</sub>	Thermal Resistance (junction to ambient air)	-	17.5	-	°C/W	0 Linear Feet/Minute

1. Conditions that exceed the operating limits can cause the device to function incorrectly.

2. Core and analog supply only.

 These numbers are specified for the design of the I/O power network. Not all of the I<sub>DD-I/O</sub> supplied to the LSISAS1064 dissipates on-chip.

For more information concerning the SAS/SATA transceivers, please refer to the Serial Attached SCSI specification.

#### Table 5.3 GigaBlaze Transmitter Voltage Characteristics – TX[3:0]

Speed and Technology	Parameter	Min V <sub>p-p</sub> Inside EYE	Max V <sub>p-p</sub> Outside EYE	Unit
SAS - 1.5 Gbit/s	Peak-to-Peak Voltage (V <sub>p-p</sub> )	1050	1180	mV
SAS - 3.0 Gbit/s	V <sub>p-p</sub>	1658	1780	mV
SATA - 1.5 Gbit/s	V <sub>p-p</sub>	476	620	mV
SATA - 3.0 Gbit/s	V <sub>p-p</sub>	505	694	mV

#### Table 5.4 GigaBlaze Receiver Voltage Characteristics – RX[3:0]

Parameter	Min	Max	Unit	Condition
V <sub>p-p</sub> – OOB	150	_	mV	inside the EYE
V <sub>p-p</sub> – normal operation	275	_	mV	inside the EYE

#### Table 5.5 GigaBlaze Transceiver Rise/Fall Characteristics – TX[3:0], RX[3:0]

Speed and Technology	Nominal Rise Time	Nominal Fall Time	Specified Range	Unit
SAS - 1.5 Gbit/s	141	153	67 - 273	psec
SAS - 3.0 Gbit/s	129	125	67 - 137	psec
SATA - 1.5 Gbit/s	141	141	100 - 273	psec
SATA - 3.0 Gbit/s	112	112	66.6 - 136.6	psec

# Table 5.6 PCI-X Input Signals – CLK, RST/, GNT/, IDSEL, ALT\_GNT/, CPCI64\_EN/

Parameter	Min	Мах	Unit
V <sub>il</sub>	-0.5	0.35  imes VDDIO	V
V <sub>ih</sub>	0.5  imes VDDIO	VDDIO + 0.5	V
l <sub>in</sub>	-10	10	μA

#### Table 5.7 PCI-X Output Signals – REQ/, INTA/, ALT\_INTA/

Parameter	Min	Max	Unit	Condition
V <sub>ol</sub>	-	$0.1 \times VDDIO$	V	I <sub>out</sub> = 1500 μA
V <sub>oh</sub>	0.9  imes VDDIO	_	V	I <sub>out</sub> = -500 μA
l <sub>oz</sub>	-10	10	μA	—

Table 5.8 PCI-X Bidirectional Signals – AD[63:0], C\_BE[7:0]/, CPCI\_ENUM/, PAR, PAR64, ACK64/, REQ64/, FRAME/, IRDY/, TRDY/, DEVSEL/, STOP/, PERR/, SERR/

Parameter	Min	Max	Unit	Condition
V <sub>il</sub>	-0.5	0.35  imes VDDIO	V	-
V <sub>ih</sub>	0.5  imes VDDIO	VDDIO + 0.5	V	_

#### Table 5.8 PCI-X Bidirectional Signals – AD[63:0], C\_BE[7:0]/, CPCI\_ENUM/, PAR, PAR64, ACK64/, REQ64/, FRAME/, IRDY/, TRDY/, DEVSEL/, STOP/, PERR/, SERR/ (Cont.)

Parameter	Min	Max	Unit	Condition
V <sub>ol</sub>	_	$0.1 \times VDDIO$	V	I <sub>out</sub> = 1500 μA
V <sub>oh</sub>	0.9  imes VDDIO	_	V	$I_{out} = -500 \ \mu A$
I <sub>oz</sub>	-10	10	μA	_

#### Table 5.9 Inputs – ZCR\_EN/, CPCI\_EN/, TN/, UART\_RX

Parameter	Min	Мах	Unit
V <sub>il</sub>	VSS - 0.5	0.8	V
V <sub>ih</sub>	2	VDD + 0.3	V
l <sub>in</sub>	-10	10	μΑ
I <sub>pull-up</sub>	70	200	μA

# Table 5.10 Inputs - CPCI\_SWITCH, MODE[5:0], SCAN\_ENABLE, SCAN\_MODE

Parameter	Min	Max	Unit
V <sub>il</sub>	VSS - 0.5	0.8	V
V <sub>ih</sub>	2	VDD + 0.3	V
l <sub>in</sub>	-10	10	μA
I <sub>pull-down</sub>	70	350	μA

#### Table 5.11 Schmitt Trigger Inputs – TST\_RST/, TCK, TRST/, TDI, TMS, TCK\_ICE, TRST\_ICE/, TDI\_ICE, TMS\_ICE

Parameter	Min	Nom	Max	Unit
VT+	-	1.6	2	V
VT-	1	1.2	-	V
Hysteresis	0.3	0.4	-	V
l <sub>in</sub>	-10	-	10	μA
I <sub>pull-up</sub>	70	105	200	μΑ

Parameter	Min	Nom	Max	Units
VT+	-	1.6	2	V
VT-	1	1.2	-	V
Hysteresis	0.3	0.4	-	V
l <sub>in</sub>	-10	-	10	μΑ
I <sub>pull-down</sub>	70	140	350	μA

Table 5.12 Schmitt Trigger Inputs – REFCLK\_B, FSELA

# Table 5.1310 mA, 3-State Outputs - CPCI\_LED/, HB\_LED/,<br/>FAULT\_LED[3:0]/, ACTIVE\_LED[3:0]/

Parameter	Min	Мах	Unit
V <sub>ol</sub>	_	0.4	V
V <sub>oh</sub>	2.4	_	V
I <sub>oz</sub>	-10	10	μΑ

#### Table 5.14 5 mA, 3-State Outputs – TDO, TDO\_ICE, RTCK\_ICE

Parameter	Min	Мах	Unit
V <sub>ol</sub>	-	0.4	V
V <sub>oh</sub>	2.4	-	V
I <sub>oz</sub>	-10	10	μΑ

#### Table 5.15 8 mA Outputs – MCLK, ADSC/, ADV/

Parameter	Min	Мах	Unit
V <sub>ol</sub>	-	0.4	V
V <sub>oh</sub>	2.4	_	V
I <sub>oz</sub>	-10	10	μΑ

#### Table 5.16 5 mA Outputs – UART\_TX

Parameter	Min	Мах	Unit
V <sub>ol</sub>	_	0.4	V
V <sub>oh</sub>	2.4	_	V
I <sub>oz</sub>	-10	10	μΑ

Parameter	Min	Мах	Unit
V <sub>ol</sub>	_	0.4	V
V <sub>oh</sub>	2.4	_	V
l <sub>oz</sub>	-10	10	μA

Table 5.17 4 mA Outputs – PROCMON

Table 5.18 8 mA Bidirectional Signals – MAD[31:0]

Parameter	Min	Max	Unit
V <sub>il</sub>	VSS - 0.5	0.8	V
V <sub>ih</sub>	2	VDD + 0.3	V
V <sub>ol</sub>	-	0.4	V
V <sub>oh</sub>	2.4	-	V
I <sub>oz</sub>	-10	10	μΑ
I <sub>pull-down</sub>	70	350	μΑ

 Table 5.19
 8 mA Bidirectional Signals – MADP[3:0]

Parameter	Min	Max	Unit
V <sub>il</sub>	VSS - 0.5	0.8	V
V <sub>ih</sub>	2	VDD + 0.3	V
V <sub>ol</sub>	-	0.4	V
V <sub>oh</sub>	2.4	-	V
I <sub>oz</sub>	-10	10	μA
I <sub>pull-up</sub>	70	200	μΑ

 Table 5.20
 8 mA Bidirectional Signals – MOE[1:0]/, MWE[1:0]/,

 BWE[3:0]/, NVSRAM\_CS/, PSBRAM\_CS/, FLASH\_CS/

Parameter	Min	Мах	Unit
V <sub>il</sub>	VSS - 0.5	0.8	V
V <sub>ih</sub>	2	VDD + 0.3	V
V <sub>ol</sub>	-	0.4	V
V <sub>oh</sub>	2.4	_	V
I <sub>oz</sub>	-10	10	μΑ

Parameter	Min	Max	Unit
V <sub>il</sub>	VSS - 0.5	0.8	V
V <sub>ih</sub>	2	VDD + 0.3	V
V <sub>ol</sub>	-	0.4	V
V <sub>oh</sub>	2.4	_	V
I <sub>oz</sub>	-10	10	μΑ
I <sub>pull-up</sub>	70	200	μΑ

# Table 5.21 5 mA Bidirectional Signals – SERIAL\_CLK, SERIAL\_DATA, ISTWI\_CLK, ISTWI\_DATA, GPIO[3:0], TMUX\_SPARE[7:0]

## Table 5.22 PECL Buffer Signals – REFCLK\_P, REFCLK\_N

Parameter	Parameter Min		Max	Unit
V <sub>in_cm</sub>	1.6	2.0	2.4	V
V <sub>in_diff_pp</sub>	0.6	-	2.0	V
V <sub>il</sub>	0.6	-	2.1	V
V <sub>ih</sub>	1.9	-	3.4	V
l <sub>in</sub>	-10	_	10	μA

# Table 5.23 Capacitance<sup>1</sup>

Capacitance	Value
C <sub>in</sub>	3.5 pF
Co <sub>ut</sub>	3.5 pF
C <sub>io</sub> (PCI-X pads)	5 pF


1. Capacitance values do not include package capacitance.

#### 5.2 **AC Characteristics**

The AC characteristics described in this section apply over the entire range of operating conditions (refer to Section 5.1, "DC Characteristics.") Chip timing is based on simulation at worst case voltage, temperature, and processing. Timing was developed with a load capacitance of 50 pF, which does not include the PCI/PCI-X pads. The PCI/PCI-X pads are specified as 10 pF loads. Figure 5.1 and Table 5.24 provide external clock timing data.

#### Figure 5.1 **External Clock**

CLK, SCLK 1.4 V




## Table 5.24 External Clock

		133 MHz PCI-X		66 MHz PCI-X		66 MHz PCI		33 MHz PCI		
Symbol	Parameter	Min	Мах	Min	Max	Min	Max	Min	Мах	Unit
t <sub>1</sub>	PCI Bus clock period <sup>1</sup>	7.5	20	15	20	15	30	30	250	ns
t <sub>2</sub>	PCI CLK LOW time <sup>2</sup>	3	-	6	_	6	-	11	-	ns
t <sub>3</sub>	PCI CLK HIGH time	3	-	6	-	6	-	11	-	ns
t <sub>4</sub>	PCI CLK slew rate	1.5	4	1.5	4	1.5	4	1	4	V/ns

1. For frequencies above 33 MHz, the clock frequency can not be changed beyond the spread spectrum limits except while RST/ is asserted.

2. Duty cycle not to exceed 60/40. Figure 5.2 and Table 5.25 provide reset input timing data.




# Table 5.25 Reset Input

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Reset pulse width	10	-	ns
t <sub>2</sub>	Reset deasserted setup to CLK HIGH	0	_	ns
t <sub>3</sub>	MAD setup time to CLK HIGH (for configuring the MAD bus only)	20	_	ns
t <sub>4</sub>	MAD hold time from CLK HIGH (for configuring the MAD bus only)	20	-	ns

Figure 5.3 and Table 5.26 provide Interrupt Output timing data.





## Table 5.26 Interrupt Output


Symbol	Parameter	Min	Мах	Unit
t <sub>1</sub>	CLK HIGH to IRQ/ LOW	2	11	ns
t <sub>2</sub>	CLK HIGH to IRQ/ HIGH	2	11	ns
t <sub>3</sub>	IRQ/ deassertion time	3	_	CLK

# 5.3 External Memory Timing Diagrams

This section provides timing information and examples for the external memory options available for use with the LSISAS1064.


Symbol	Parameter	Min	Max	Unit
t <sub>4</sub>	Flash Address Setup to FLASH_CS/ (Write)	20	_	ns
t <sub>5</sub>	Flash Address Setup to BWE/ (Write Enables)	10	_	ns
t <sub>6</sub>	FLASH_CS/ Width (Write)	60	400	ns
t <sub>7</sub>	Flash Write Recover	40	_	ns
-	Flash ROM Write Cycle Time	120	460	ns

Table 5.27 Flash Write Timing Parameters



#### Table 5.28 Flash Read Timing Parameters


Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	Flash Address Setup to FLASH_CS/ (Read)	10	-	ns
t <sub>2</sub>	FLASH_CS/ Width (Read)	60	400	ns
t <sub>3</sub>	Flash Read Recover (back-to-back access)	10	_	ns
-	Flash ROM Read Cycle Time	70	420	ns



# Figure 5.5 Flash Read

## Table 5.29 NVRAM Read Timing Parameters

Symbol	Parameter	Min	Max	Unit
t <sub>1</sub>	NVRAM Address Setup to NVRAM_CS/ (Read)	10	-	ns
t <sub>2</sub>	NVRAM_CS/ Width (Read)	15	400	ns
t <sub>3</sub>	NVRAM Read Recover (back-to-back access)	10	-	ns
-	NVRAM Read Cycle Time	25	420	ns




# Figure 5.6 NV Read

## Table 5.30 NVRAM Write Timing Parameters

Symbol	Parameter	Min	Max	Unit
t <sub>4</sub>	NVRAM Address Setup to NVRAM_CS/ (Write)	10	-	ns
t <sub>5</sub>	NVRAM Address Setup to BWE/ (Write Enables)	10	-	ns
t <sub>6</sub>	NVRAM_CS/ Width (Write)	15	400	ns
t <sub>7</sub>	NVRAM Write Recover	0	40	ns
-	NVRAM Write Cycle Time	25	460	ns

### Figure 5.7 NV Write



# 5.4 Pinout

Table 5.31 provides the signal listing by signal name.Table 5.32 providesthe BGA pin listing.Figure 5.8 provides a BGA diagram.

Table 5.31	Listing I	by Signal	Name
------------	-----------	-----------	------

SignalPin		SignalPin		SignalPin		SignalPin	
ACK64/ ACTIVE_LED[1// ACTIVE_LED[1// ACTIVE_LED[2]// ACTIVE_LED[3]/ AD[0] AD[1] AD[2] AD[3] AD[4] AD[4] AD[5] AD[6] AD[6] AD[6] AD[6] AD[10] AD[10] AD[11] AD[12] AD[11] AD[12] AD[13] AD[14] AD[14] AD[15] AD[16] AD[17] AD[16] AD[17] AD[20] AD[21] AD[21] AD[22] AD[23] AD[24] AD[25] AD[26] AD[25] AD[26] AD[26] AD[27] AD[28] AD[28] AD[29] AD[20] AD[20] AD[20] AD[21] AD[22] AD[23] AD[24] AD[24] AD[25] AD[26] AD[27] AD[28] AD[28] AD[29] AD[30] AD[31] AD[31] AD[32] AD[33] AD[34] AD[35] AD[36] AD[36] AD[37] AD[37] AD[36] AD[37] AD[36] AD[44] AD[44] AD[44] AD[44] AD[44] AD[44] AD[44] AD[44] AD[52] AD[52] AD[53] AD[54]	AE18 H4 G1 H1 L5 AF14 AE17 AD14 AF15 AF16 AF12 AF10 AF10 AF10 AF10 AF10 AF10 AF10 AF10	AD[55] AD[56] AD[56] AD[57] AD[58] AD[60] AD[61] AD[62] AD[62] AD[62] AD[62] AD[62] AD[62] AD[62] AD[62] AD[62] AD[62] AD[62] AD[62] AD[61] AD[62] AD[61] AD[61] BWE[1/ BWE[2/ BWE[3/ BZR_SET BZVDD C_BE[0/ C_BE[1/ C_BE[2/ C_BE[3/ C_BE[3/ C_BE[3/ C_BE[3/ C_BE[3/ C_BE[3/ C_BE[3/ C_BE[3/ C_BE[3/ C_BE[3/ C_BE[3/ C_BE[3/ C_BE[3/ C_BE[3/ C_BE[3/ C_BE[5/ C_BE[5/ C_BE[5/ C_BE[5/ C_BE[6/ C_BE[5/ C_BE[6/ C_BE[7/ CPC1_EN/ CN/ CPC1_EN/ CN/ CPC1_EN/ CN/ CPC1_EN/ CN/ CPC1_EN/ CN/ CPC1_EN/ CN/ CPC1_EN/ CN/ CPC1_EN/ CN/ CPC1_EN/ CN/ CN/ CN/ CN/ CN/ CN/ CN/ C	$\begin{array}{c} \text{AD23} \\ \text{AF22} \\ \text{AF23} \\ \text{AF23} \\ \text{AF23} \\ \text{AF23} \\ \text{AF23} \\ \text{AF23} \\ \text{AF21} \\ \text{AF20} \\$	MAD[7] MAD[8] MAD[10] MAD[11] MAD[12] MAD[12] MAD[13] MAD[14] MAD[14] MAD[16] MAD[16] MAD[20] MAD[21] MAD[20] MAD[21] MAD[22] MAD[22] MAD[23] MAD[23] MAD[24] MAD[25] MAD[25] MAD[25] MAD[26] MAD[26] MAD[26] MAD[27] MAD[26] MAD[28] MAD[29] MAD[29] MAD[29] MAD[20] MAD[21] MAD[21] MAD[21] MAD[21] MAD[21] MAD[21] MAD[21] MAD[22] MAD[23] MAD[23] MAD[23] MAD[23] MAD[21] MAD[21] MAD[21] MAD[21] MAD[21] MAD[21] MAD[22] MAD[23] MAD[23] MAD[21] MAD[21] MAD[21] MAD[21] MAD[21] MAD[22] MAD[23] MAD[23] MAD[20] MAD[21] MAD[21] MAD[21] MAD[21] MAD[22] MAD[23] MAD[23] MAD[20] MAD[21] MAD[20]	$\begin{array}{c} \text{D24} \\ \text{D25} \\ \text{E25} \\ \text{C26} \\ \text{D23} \\ \text{H21} \\ \text{H23} \\ \text{K24} \\ \text{H24} \\ \text{H26} \\ \text{T26} \\ \text{T26} \\ \text{T26} \\ \text{K27} \\ \text{V26} \\ \text{T22} \\ \text{U25} \\ \text{K26} \\ \text{V27} \\ \text{U26} \\ \text{V27} \\ \text{U27} \\ \text{U26} \\ \text{K27} \\ \text{V26} \\ \text{K27} \\ \text{K26} \\ \text{K27} \\ \text{K27} \\ \text{K26} \\ \text{K27} \\ \text{K26} \\ \text{K27} \\ \text{K27} \\ \text{K26} \\ \text{K27} \\ K27$	NC NC NC NC NC NC NC NC NC NC NC NC NC N	E8 E9 E10 E15 E16 F9 G6 G22 H5 H62 J4 G622 H5 H62 J23 K52 K252 M N23 P24 P24 F25 U22 V4 V223 W3 W46 W21 V21 Y217 AA8 AB113 AB15 AB167 AC9

SignalPin	SignalPin		SignalPin		SignalPin	
Signalifin           N/C         AC13           N/C         AC14           N/C         AC15           N/C         AC15           N/C         AC15           N/C         AC15           N/C         AC15           N/C         AC15           N/C         AC11           N/C         AC11           N/C         AC12           N/C         AE14           NVSRAM_CS/         G26           PAR         AD9           PARA         AD9           PARA         AD9           PAR         AD1           NVDS         CS1           REFCLK_N         J22           REFCLK_N         J21	SignalPhi           TDI         TDI           TDI_ICE         TDIODE_P           TDIODE_N         TDO           TDO_ICE         TMS           TMMS_SPARE[0]         TMUX_SPARE[1]           TMUX_SPARE[1]         TMUX_SPARE[3]           TMUX_SPARE[3]         TMUX_SPARE[6]           TMUX_SPARE[6]         TMUX_SPARE[6]           TXB_VDD1         TXB_VDD2           TXB_VDD3         TXB_VS3           TXB_VS3         TXB_VS3           TX0+         TXU_VD1           TX_VDD1         TX_VS30	J1 F7 M226 K14 P24 A32 EC44 B23 F65 P59 C L7 P84 C L7 P8	VDDI033           VDDI033PCIX           VDDI05PCIX           VDDI05PC	C6 C7 E4 E5 E22 F24 G3 G24 H3 K23 L4 L24 M3 M24 R3 R24 T3 T23 T23 U4 W24 Y3 Y24 A3 AB5 AB22 AB23 AC5 AC11 AC17 AD7 AD8 AD15 AD15 AD16 AD20 AD21 V1 W1 Y23 AA6 AD21 V1 W1 Y23 AA6 AA21 AD15 AD16 AD20 AD21 V1 W1 Y23 AA6 AA21 AD15 AD16 AD20 AD21 V1 W1 Y23 AA6 AA21 AD15 AD16 AD20 AD21 V1 W1 Y23 AA6 AA21 AD15 AD16 AD20 AD21 V1 W1 Y23 AA6 AA21 AD15 AD16 AD20 AD21 V1 W1 Y23 AA6 AA21 AD15 AD16 AD20 AD21 V1 W1 Y23 AA6 AA21 AD15 AD16 AD20 AD21 V1 W1 Y23 AA6 AA21 AD15 AD16 AD20 AD21 V1 W1 Y23 AA6 AA21 AD15 AD16 AD20 AD21 AD15 AD16 AD20 AD21 V1 W1 Y23 AA6 AA21 AD15 AD16 AD21 V1 W1 Y23 AA6 AD21 AD15 AD16 AD21 V1 W1 Y23 AA6 AD21 AD15 AD16 AD21 V1 W1 Y23 AA6 AD21 AD15 AD16 AD21 AD15 AD16 AD21 AD15 AD16 AD21 AD17 AD7 AD7 AD7 AD7 AD7 AD7 AD7 AD7 AD7 AD	SignalPin           V\$S2           V\$S2      V\$S2           V\$S2	B14 B15 B19 B20 D5 D11 D17 E21 E23 F25 F25 G2 G8 G25 H2 H20 K4 L23 L25 M12 M14 M25 N13 N15 P12 P14 P25 R13 R15 R25 R23 R13 R15 R25 R23 R13 R15 R25 R23 R13 R15 R25 R23 R13 R15 R25 R23 R13 R15 R25 R23 R13 R15 R25 R23 R13 R15 R25 R23 R13 R15 R25 R23 R13 R15 R25 R23 R13 R15 R25 R12 R13 R15 R25 R25 R25 R25 R13 R15 R25 R25 R25 R25 R25 R25 R25 R25 R25 R2

# Table 5.31 Listing by Signal Name (Cont.)

SignalP	in	Signa	alPin	Sign	alPin	Signa	alPin
A2 T A3 T A4 A5 A6 A7 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A20 A21 A22 A23 A24 A25 B1 B2 B2 B3 T B4 B5 B6 B7 B7 B8 B10 B11 B12 B13 B14 B15 B16 B17 B18 B19 B20 B21 B12 B13 B14 B15 B16 B17 B18 B19 B20 B21 B22 B23 B24 B25 B25 B26 C1 C2 C3 T	Im           MUX_SPARE[0]           TMS_ICE           RTCK_ICE           RTCK_ICE           UART_TX           SERIAL_DATA           SERIAL_CLK           N/C           RX3+           TX3-           TX4-           N/C           RX3+           RX3+           RX3+           TX_VS22           N/C           TXB_VS22           TXB_VS22           TXA+           N/C           RX.VDD1           TX0+           VS22           SCAN_ENABLE           MUX_SPARE[5]           TDO_ICE           TCK-ICE           VS22           VS22           VS22           VS2           VS2 <th>Sign: C12 C13 C14 C15 C16 C17 C18 C19 C20 C21 C22 C23 C24 C25 C26 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D24 D5 D6 D7 D8 D9 D10 D11 D12 D13 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D4 D5 D6 D17 D18 D19 D20 D21 C23 C26 E1 E1 E2 E1 E1 E1 E1 E1 E1 E1 E1 E1 E1</th> <th>alPin VDD2 TX2- N/C RX2- RXB_VDD2 TX_VDD1 N/C RX1- TX_VDD0 RX1- TX_VD00 RX1- TX_VD00 RX1- TX_VD00 RX1- N/C N/C N/C N/C N/C N/C N/C N/C</th> <th>Sign E21 E22 E23 E24 E25 E26 F1 F2 F23 F4 F56 F78 F98 F190 F201 F223 F225 F26 G12 G23 G4 G23 G25 G26 G23 G223 G224 H2 H34 H56 H720 H22 H22 H223 H225 F26 H2 H223 H225 H223 H225 H223 H223 H223 H223 H225 H223 H223 H225 H223 H223 H225 H223 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H223 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H23 H225 H23 H25 H25 H25 H25 H25 H25 H25 H25</th> <th>AlPin  VSS2 VDDI033 VSS2 MAD[5] MAD[5] MAD[9] MOE[1]/ FAULT_LED[0]/ FAULT_LED[0]/ MODE[4] VSS2 TMUX_SPARE[7] TDL_ICE UART_RX N/C RX_VSS1 TXB_VDD0 RX_VSS0 ISTW_DATA ISTW_CLK MAD[1] VDDI033 VSS2 REFCLK_P ACTIVE_LED[1]/ VSS2 VDD1033 VSS2 REFCLK_P ACTIVE_LED[1]/ VSS2 REFCLK_P ACTIVE_LED[1]/ VSS2 REFCLK_P ACTIVE_LED[1]/ VSS2 REFCLK_P ACTIVE_LED[1]/ VSS2 RXB_VD00 RXB_VSS0 MAD[1] VDDI033 VSS2 RXB_VD10 RXB_VSS0 MAD[1] VDDI033 VSS2 RXB_VD10 RXB_VSS0 MAD[1] VDDI033 CS2 NVSRAM_CS/ ACTIVE_LED[2]/ VS22 MAD[12] N/C MAD[13] MAD[15] MWE[1]/ FLASH_CS/ TDI GPI0[0] HB_LED/ N/C FAULT_LED[2]/ N/C N/C</th> <th>Signa J22 J23 J24 J25 J26 K1 K2 K3 K4 K5 K22 K23 K24 K25 K26 L1 L2 L3 L4 L5 L22 L23 L24 L25 L24 L25 L24 L25 L26 M1 M2 M3 M4 M5 M12 M13 M44 M5 M25 M26 N1 M27 M23 M24 M25 M26 N1 M2 M23 M24 M25 M26 N1 M27 M27 M27 M28 M26 N1 M27 M28 M26 N1 M27 M28 M26 N1 M27 M28 M26 N1 M27 M28 M26 N1 M27 M28 M26 N1 M27 M28 M26 N1 M27 M28 M26 N1 M27 M28 M26 N1 M27 M28 M26 N1 M27 M28 M26 N1 M27 M28 M26 N1 M27 M28 M26 N1 M27 M28 M26 N1 M27 M28 M26 N1 M27 M28 M26 M18 M27 M28 M26 M18 M27 M28 M28 M28 M28 M28 M28 M28 M28</th> <th>AlPin REFCLK_N N/C PSBRAM_CS/ BWE[2/ MADP[1] TD0 GPI0[3] GPI0[1] VSS2 N/C VDDI033 MAD[14] N/C TDI0DE_N TRST/ TCK GPI0[2] VDDI033 ACTIVE_LED[3]/ N/C VDDI033 ACTIVE_LED[3]/ N/C VSS2 VDDI033 ACTIVE_LED[3]/ N/C CPCI_LED/ VSS2 VDDI033 N/C CPCI_LED/ VSS2 VDDI033 N/C CPCI_LED/ VDD2 VSS2 VSS2</th>	Sign: C12 C13 C14 C15 C16 C17 C18 C19 C20 C21 C22 C23 C24 C25 C26 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D24 D5 D6 D7 D8 D9 D10 D11 D12 D13 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D4 D5 D6 D17 D18 D19 D20 D21 C23 C26 E1 E1 E2 E1 E1 E1 E1 E1 E1 E1 E1 E1 E1	alPin VDD2 TX2- N/C RX2- RXB_VDD2 TX_VDD1 N/C RX1- TX_VDD0 RX1- TX_VD00 RX1- TX_VD00 RX1- TX_VD00 RX1- N/C N/C N/C N/C N/C N/C N/C N/C	Sign E21 E22 E23 E24 E25 E26 F1 F2 F23 F4 F56 F78 F98 F190 F201 F223 F225 F26 G12 G23 G4 G23 G25 G26 G23 G223 G224 H2 H34 H56 H720 H22 H22 H223 H225 F26 H2 H223 H225 H223 H225 H223 H223 H223 H223 H225 H223 H223 H225 H223 H223 H225 H223 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H223 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H223 H225 H23 H225 H23 H25 H25 H25 H25 H25 H25 H25 H25	AlPin  VSS2 VDDI033 VSS2 MAD[5] MAD[5] MAD[9] MOE[1]/ FAULT_LED[0]/ FAULT_LED[0]/ MODE[4] VSS2 TMUX_SPARE[7] TDL_ICE UART_RX N/C RX_VSS1 TXB_VDD0 RX_VSS0 ISTW_DATA ISTW_CLK MAD[1] VDDI033 VSS2 REFCLK_P ACTIVE_LED[1]/ VSS2 VDD1033 VSS2 REFCLK_P ACTIVE_LED[1]/ VSS2 REFCLK_P ACTIVE_LED[1]/ VSS2 REFCLK_P ACTIVE_LED[1]/ VSS2 REFCLK_P ACTIVE_LED[1]/ VSS2 RXB_VD00 RXB_VSS0 MAD[1] VDDI033 VSS2 RXB_VD10 RXB_VSS0 MAD[1] VDDI033 VSS2 RXB_VD10 RXB_VSS0 MAD[1] VDDI033 CS2 NVSRAM_CS/ ACTIVE_LED[2]/ VS22 MAD[12] N/C MAD[13] MAD[15] MWE[1]/ FLASH_CS/ TDI GPI0[0] HB_LED/ N/C FAULT_LED[2]/ N/C N/C	Signa J22 J23 J24 J25 J26 K1 K2 K3 K4 K5 K22 K23 K24 K25 K26 L1 L2 L3 L4 L5 L22 L23 L24 L25 L24 L25 L24 L25 L26 M1 M2 M3 M4 M5 M12 M13 M44 M5 M25 M26 N1 M27 M23 M24 M25 M26 N1 M2 M23 M24 M25 M26 N1 M27 M27 M27 M28 M26 N1 M27 M28 M26 N1 M27 M28 M26 N1 M27 M28 M26 N1 M27 M28 M26 N1 M27 M28 M26 N1 M27 M28 M26 N1 M27 M28 M26 N1 M27 M28 M26 N1 M27 M28 M26 N1 M27 M28 M26 N1 M27 M28 M26 N1 M27 M28 M26 N1 M27 M28 M26 N1 M27 M28 M26 N1 M27 M28 M26 M18 M27 M28 M26 M18 M27 M28 M28 M28 M28 M28 M28 M28 M28	AlPin REFCLK_N N/C PSBRAM_CS/ BWE[2/ MADP[1] TD0 GPI0[3] GPI0[1] VSS2 N/C VDDI033 MAD[14] N/C TDI0DE_N TRST/ TCK GPI0[2] VDDI033 ACTIVE_LED[3]/ N/C VDDI033 ACTIVE_LED[3]/ N/C VSS2 VDDI033 ACTIVE_LED[3]/ N/C CPCI_LED/ VSS2 VDDI033 N/C CPCI_LED/ VSS2 VDDI033 N/C CPCI_LED/ VDD2 VSS2 VSS2

# Table 5.32 Listing by Pin Number

Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin
P15	VDD2	W6	N/C	AB15	N/C	AD20	VDDIO33PCIX
P22	N/C	Ŵ7	VSS2	AB16	N/C	AD21	VDDIO33PCIX
P23	ADSC/	W20	AD[37]	AB17	PAR64	AD22	AD[54]
P24	VDDIO33	W21	N/C	AB18	VDDIO5PCIX	AD23	AD[55]
P25	VSS2	W22	N/C	AB19	AD[53]	AD24	AD[42]
P26	MADP[2]	W23	MADP[3]	AB20	VDDIO5PCIX	AD24 AD25	AD[42] AD[47]
R1	CPCI EN/	W24	VDDIO33PCIX	AB21	AD[44]	AD25 AD26	AD[34]
R2	VSS2	W25	VSS2	AB22	VDDIO33PCIX	AE1	AD[27]
R3	VDDIO33	W26	MAD[28]	AB23	VDDIO33PCIX	AE2	N/C
R4	N/C	Y1	N/C	AB24	AD[32]	AE3	AD[23]
R5	N/C	Ý2	VSS2	AB25	AD[38]	AE4	AD[19]
R12	VDD2	Y3	VDDIO33PCIX	AB26	MAD[31]	AE5	AD[13]
R13	VSS2	Y4	CLK	AC1	AD[29]	AE6	STOP/
R14	VDD2	Y5	N/C	AC2	VDDIO5PCIX	AE7	VSS2
R15	VSS2	Y6		AC3		AE8	VSS2
R22	MAD[29]	Y7	AD[20] AD[24]	AC4	PLL_VSS PLL_VDD	AE9	AD[10]
R23	MAD[23] MAD[21]	Y8		AC5	VDDIO33PCIX	AE10	C BE[0]/
R24	VDDIO33	Y19	AD[21] VSS2	AC6	VDDI055PCIX	AE11	AD[7]
R25	VDDI033 VSS2	Y20	AD[41]	AC0 AC7	N/C	AE12	VSS2
R26	MAD[19]	Y21	N/C	AC8	C BE[1]/	AE13	VSS2
T1	ZCR_EN/	Y22	AD[36]	AC9	N/C	AE14	N/C
Ť2	VSS2	Y23	VDDIO5PCIX	AC10	VSS2	AE15	VSS2
T3	VDDIO33	Y24	VDDI033PCIX	AC11	VDDIO33PCIX	AE16	VSS2
T4	VBB1033	Y25	VDDI0331 CIX VSS2	AC12	VDDI05PCIX	AE17	AD[1]
T5	ALT GNT/	Y26	MAD[22]	AC12 AC13	N/C	AE18	ACK64/
T22	MAD[23]	AA1	GNT/	AC14	N/C	AE19	C_BE[7]/
T23	VDDIO33	AA2	VSS2	AC15	N/C	AE20	VSS2
T24	MAD[18]	AA3	VDDIO33PCIX	AC16	VSS2	AE21	VSS2
T25	N/C	AA4	AD[26]	AC17	VDDIO33PCIX	AE22	AD[58]
T26	MAD[17]	AA5	AD[25]	AC18	N/C	AE23	AD[50]
U1	CPCI ENUM/	AA6	AD[25] VDDIO5PCIX	AC19	AD[61]	AE24	AD[51]
U2	CPCI64 EN/	AA7	N/C	AC20	AD[45]	AE25	AD[50]
U3	ALT_INTA/	AA8	N/C	AC21	N/C	AE26	VSS2
U4	VDDI033	AA9	TRDY/	AC22	VSS2	AF2	VSS2
Ŭ5	N/C	AA18	N/C	AC23	AD[48]	AF3	SERR/
U22	N/Č	AA19	AD[49]	AC24	AD[40]	AF4	AD[16]
U23	VSS2	AA20	AD[46]	AC25	AD[39]	AF5	AD[15]
U24	MAD[24]	AA21	VDDIO5PCIX	AC26	AD[33]	AF6	IRDY/
U25	MAD[20]	AA22	VSS2	AD1	AD[31]	AF7	PERR/
Ŭ26	ADV/	AA23	AD[35]	AD2	C BE[3]/	AF8	VDDIO5PCIX
V1	VDDIO5PCIX	AA24	BZVDD	AD3	IDSEL	AF9	AD[13]
V2	N/C	AA25	MAD[30]	AD4	AD[18]	AF10	AD[8]
V3	INTA/	AA26	MAD[25]	AD5	DEVSEL/	AF11	ADI9
V4	N/C	AB1	REQ/	AD6	C BE[2]/	AF12	AD[6]
V5	AD[30]	AB2	AD[28]	AD7	VDDIO33PCIX	AF13	AD[4]
V6	Ň/C	AB3	AD[22]	AD8	VDDI033PCIX	AF14	ADIO
V21	BZR SET	AB4	VŠS2	AD9	PAR	AF15	ADI3
V22	N/C	AB5	VDDIO33PCIX	AD10	AD[14]	AF16	AD[5]
V23	N/C	AB6	VSS2	AD11	N/C	AF17	C_BE[6]/
V24	MAD[27]	AB7	FRAME/	AD12	VDDIO33PCIX	AF18	C_BE[4]/
V25	MADÎ26Î	AB8	N/C	AD13	VDDI033PCIX	AF19	AD[63]
V26	MAD[16]	AB9	N/C	AD14	AD[2]	AF20	AD[62]
W1	VDDIO5PCIX	AB10	AD[12]	AD15	VDDIO33PCIX	AF21	AD[60]
W2	N/C	AB11	N/C	AD16	VDDIO33PCIX	AF22	AD[56]
Ŵ3	N/Č	AB12	AD[11]	AD17	VDDI05PCIX	AF23	AD[57]
W4	N/C	AB13	N/C	AD18	REQ64/	AF24	AD[52]
W5	RST/	AB14	VDDIO5PCIX	AD19	C_BE[5]/	AF25	AD[43]
-				-		-	[·•]

# Table 5.32 Listing by Pin Number (Cont.)

(This page left intentionally blank.)

	A2	A3		A5	A6	47	A8	A9	A10	A11	A12	A13
	TMUX	TMUX	A4	Ab	Ab	SERIAL	SERIAL	A9	ATU	ATT	AIZ	A13
	SPARE[1]	SPARE[0]	TMS_ICE	RTCK_ICE	UART_TX	DATA	CLK	TX3-	TX3+	N/C	RX_VDD3	RX3+
B1	B2 SCAN_	B3 TMUX_	B4	B5	B6	B7	B8	B9	B10	B11	B12	B13
VSS2	ENABLE	SPARE[5]	TDO_ICE	TCK_ICE	VSS2	VSS2	N/C	TX_VDD3	TXB_VDD3	VSS2	VSS2	TX2+
C1 REFPLL_	C2	C3 TMUX_	C4 TMUX_	C5	C6	C7	C8	C9	C10	C11	C12	C13
VSS	MODE[5]	SPARE[6]	SPARE[3]	TRST_ICE	VDDIO33	VDDIO33	N/C	RTRIM	TXB_VSS3	VDD2	VDD2	TX2-
D1	D2 REFPLL_	D3	D4 TMUX_	D5	D6	D7	D8	D9	D10	D11	D12	D13
MODE[3]	VDD	REFCLK_B	SPARE[4]	VSS2	N/C	N/C	N/C	N/C	VDD2	VSS2	RXB_VDD3	RXB_VSS3
E1	E2	E3	E4	E5	E6	E7	E8	E9	E10	E11	E12	E13
FAULT_ LED[1]/	MODE[1]	MODE[2]	VDDIO33	VDDIO33	TMUX_ SPARE[2]	N/C	N/C	N/C	N/C	TX_VSS3	RX_VSS3	TX_VDD2
F1	F2	F3	F4	F5	F6	F7	F8	F9				
FAULT_ LED[3]/	FAULT_ LED[0]/	MODE[0]	MODE[4]	VSS2	TMUX_ SPARE[7]	TDI_ICE	UART_RX	N/C				
G1	G2	G3	G4	G5	G6	G7	G8	14/0	J			
ACTIVE_	1/000	VERIORS		FOFLA		TOT DOT	1/000					
LED[1]/	VSS2	VDDIO33 H3	N/C	FSELA H5	N/C H6	TST_RST/	VSS2	ļ				
ACTIVE_			ACTIVE_	-		SCAN_						
LED[2]/	VSS2	VDDIO33	LED[0]/	N/C	N/C	MODE						
JI	J2	J3	J4	FAULT_	J6							
TDI	GPIO[0]	HB_LED/	N/C	LED[2]	N/C							
К1	K2	КЗ	К4	К5								
TDO	GPIO[3]	GPIO[1]	VSS2	N/C								
L1	L2	L3	L4	ACTIVE								
TRST/	тск	GPIO[2]	VDDIO33	LED[3]/								
M1	M2	M3	M4	M5	1						M12	M13
PROCMON	VSS2	VDDIO33	N/C	CPCI_LED/							VSS2	VDD2
N1	N2	N3	N4	N5	1						N12	N13
IDDTN	VSS2	VDDIO33	N/C	N/C							VDD2	VSS2
P1	P2	P3	P4	P5	-						P12	P13
CPCI_												
SWITCH	TMS R2	N/C R3	N/C R4	TN/	-						VSS2 R12	VDD2 R13
				110								
CPCI_EN/	VSS2	VDDIO33	N/C	N/C							VDD2	VSS2
11	12	Т3	T4	15								
ZCR_EN/	VSS2	VDDIO33	VSS2	ALT_GNT/								
U1 CPCI	U2 CPCI64_	U3	U4	U5								
ENUM/	EN/	ALT_INTA/	VDDIO33	N/C								
V1	V2	V3	V4	V5	V6	1						
VDDIO5- PCIX	N/C	INTA/	N/C	AD[30]	N/C							
W1	W2	W3	W4	W5	W6	W7	1					
VDDIO5- PCIX	N/C	N/C	N/C	RST/	N/C	VSS2						
Y1	Y2	Y3	Y4	Y5	Y6	Y7	Y8	1				
N/C	VSS2	VDDIO33-	CI K	N/C	AD(20)	AD(24)	AD(241					
AA1	VSS2 AA2	PCIX AA3	CLK AA4	N/C AA5	AD[20] AA6	AD[24]	AD[21] AA8	AA9	1			
ONT	1/000	VDDIO33-	A Droot	A DIOSI	VDDIO5-			TODY				
GNT/ AB1	VSS2 AB2	PCIX AB3	AD[26] AB4	AD[25] AB5	PCIX AB6	N/C AB7	N/C AB8	TRDY/ AB9	AB10	AB11	AB12	AB13
				VDDIO33-			-	-				
REQ/	AD[28]	AD[22]	VSS2	PCIX AC5	VSS2 AC6	FRAME/	N/C	N/C	AD[12]	N/C	AD[11]	N/C
AC1	AC2 VDDIO5-	AC3	AC4	VDDIO33-	AC6 VDDIO5-	AC7	AC8	AC9	AC10	AC11 VDDIO33-	AC12 VDDIO5-	AC13
AD[29]	PCIX	PLL_VSS	PLL_VDD	PCIX	PCIX	N/C	C_BE[1]/	N/C	VSS2	PCIX	PCIX	N/C
AD1	AD2	AD3	AD4	AD5	AD6	AD7 VDDIO33-	AD8 VDDIO33-	AD9	AD10	AD11	AD12 VDDIO33-	AD13 VDDIO33-
AD[31]	C_BE[3]/	IDSEL	AD[18]	DEVSEL/	C_BE[2]/	PCIX	PCIX	PAR	AD[14]	N/C	PCIX	PCIX
AE1	AE2	AE3	AE4	AE5	AE6	AE7	AE8	AE9	AE10	AE11	AE12	AE13
AD[27]	N/C	AD[23]	AD[19]	AD[17]	STOP/	VSS2	VSS2	AD[10]	C_BE[0]/	AD[7]	VSS2	VSS2
<u> </u>	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13
	VSS2	SERR/	AD[16]	AD[15]	IRDY/	PERR/	VDDIO5- PCIX	AD[13]	AD[8]	AD[9]	AD[6]	AD[4]
		021017									1,12[0]	,[-]


# Figure 5.8 LSISAS1064 472-Pin BGA Top View

# Figure 5.8 LSISAS1064 472-Pin BGA Top View (Cont.)

PR3         TX 192         PR4         PR4<	A14	A15	A16	A17	A18	A19	A20	A21	A22	A23	A24	A25	1
Bit         Bit <td>RX3-</td> <td>TX VSS2</td> <td>N/C</td> <td>TXB VSS2</td> <td>TXB VDD2</td> <td>TX1-</td> <td>TX1+</td> <td>N/C</td> <td>RX VDD1</td> <td>тхо-</td> <td>TX0+</td> <td>VSS2</td> <td></td>	RX3-	TX VSS2	N/C	TXB VSS2	TXB VDD2	TX1-	TX1+	N/C	RX VDD1	тхо-	TX0+	VSS2	
Cit         Cit <thcit< th=""> <thcit< th=""> <thcit< th=""></thcit<></thcit<></thcit<>													B26
NC         NC         RX         VDD         TX, VDD         NC         NC         RX, VDD         MAD(1)         MAD(1)           NC         NC <td></td> <td></td> <td>RX2+</td> <td>RX_VSS2</td> <td>RXB_VSS2</td> <td>VSS2</td> <td></td> <td>RX1+</td> <td></td> <td></td> <td>RX0+</td> <td>RX0-</td> <td>MAD[0]</td>			RX2+	RX_VSS2	RXB_VSS2	VSS2		RX1+			RX0+	RX0-	MAD[0]
314         015         016         017         019         039         039         031         022         033         034         035         036         036           RX         EX	C14	C15	C16	C17	C18	C19	C20	C21	C22	C23	C24	C25	C26
N.C.         N.C.         VS2         TX, VS51         TX, VS50         TX, VS50         N.C.         MAD(11)         MAD(21)         MAD(21)<													
Eta         Eta <td>D14</td> <td>D15</td> <td>D16</td> <td>D17</td> <td>D18</td> <td>D19</td> <td>D20</td> <td>D21</td> <td>D22</td> <td>D23</td> <td>D24</td> <td>D25</td> <td>D26</td>	D14	D15	D16	D17	D18	D19	D20	D21	D22	D23	D24	D25	D26
RX_VDD2         N.C         N.C         N.C         N.C         TXB_VDD         RXB_VDD1         RXB_VSD1         VSS2         VDD(03)         VSS2         MAD(5)         MAD(9)         MOCE(1)           RX_VDD2         N.C         N.C         N.C         N.C         TXB_VDD         RXB_VDD1         RXB_VSD1													
Image: Project	E14	E15	E16	E17	E18	E19	E20	E21	E22	E23	E24	E25	E26
RX_VSS         TXB_VDD0         RX_VSS         DSTA_         ISTW	RX_VDD2	N/C	N/C	N/C									
619         630         637         637         637         634         635         634         635         635           RXB_VDD0         RXB_VD00								ISTW_					
Internet         Number         Numbr         Numbr<					RX_VSS1								
HB         HE         MAD(13)         MAD(15)         MAD(15)         MAD(11)         MAD(12)         VDIO         VSS2         VDIO(03)         VSS2         MME(0)         MC         MS         MIS         <													
VSS2         MAD[12]         NC         MAD[13]         MAD[14]         MMP[17]         PLASH- 273         PA           121         122         223         74         75         76           NC         REFCLK_N         NC         REFCLK_N         NC         265         765           NC         VSS2         VDD02         174         NC         VSS2         VDD03         VSS2         MWE[07           N14         N15         VD02         VSS2         VD02         183         184         185         405         405           VD02         VSS2         VD02         NC         NC         VSS2         WWE[07         NC         NC         807         405         405           VD2         VSS2         VD02         NS2         NC         NC         BWE[07         NC         BWE[07         NC         BWE[07         NC         BWE[07         405         425						RXB_VDD0							
R14         R45         R25         R25         R25         R26         R26 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>MARKO</td> <td></td> <td></td> <td></td> <td></td> <td></td>								MARKO					
Mrd         Mrs         Kir         Kir <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>V 552</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>							V 552						
N14         N15         VDD2         VS2         VD2         V23         V24         K25         C68           VD2         VS2         VD02         VS2         VD003         MAD(14)         L26         L26           VD2         VS2         VD02         VS2         VD002         NC         NAD[21]         NAD[21]         NAD[21]         NAD[21]         NAD[21]         NAD[22]         NAD[21]         NAD[22]         NAD[22]         NAD[22]         NAD[22]         NAD[22]         NAD[22]         NAD[21]         NAD[22]         NAD[22]         NAD[21]         NAD[22]         NAD[22]         NAD[22]								N/C		N/C		DW/E(2)/	MADD(4)
M14         M15         VD2         VD2         VS2         VD02         VS2         VD03         VS2         MWE(I)/           VD02         VS2         VD2         VS2         VD03         VS2         BWE(I)/         NC         NC         NC         NS2         BWE(I)/           VD2         VS2         VD2         VS2         VD2         R24         R25         NC         BWE(I)/         R24         R25         NC         NC         NC         BWE(I)/         R24         R25         R26								N/C					
M14         M15         VD2         VD2         VS2         VD02         VS2         VD03         VS2         MWE(I)/           VD02         VS2         VD2         VS2         VD03         VS2         BWE(I)/         NC         NC         NC         NS2         BWE(I)/           VD2         VS2         VD2         VS2         VD2         R24         R25         NC         BWE(I)/         R24         R25         NC         NC         NC         BWE(I)/         R24         R25         R26									N/C		MAD[14]	N/C	TDIODE N
M14         M15         M22         V20         V20 <td></td>													
M14         M15         M22         V20         V20 <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>N/C</td> <td>VSS2</td> <td>VDDI033</td> <td>VSS2</td> <td>MWE[0]/</td>									N/C	VSS2	VDDI033	VSS2	MWE[0]/
N14         N15           VDD2         VSS2           P14         P15           VSS2         VDD2           R14         R15           VDD2         VSS2           MAD[21]         VDD1033           VSS2         MAD[21]           VDD2         VSS2           MAD[21]         VDD1033           VSS2         MAD[21]           MAD[23]         VDD1033           VSS2         MAD[24]         MAD[20]           M24         V25         V24           V22         V23         V24         V25           VSS2         MAD[21]         MAD[20]         ADV/           V22         V23         V24         V25         V25           V24         V22         V24         V25         V26           V24         V22         V22         V24         V25         V40           V25         MAD[2	M14	M15	1										
N14         N15           VDD2         VSS2           P14         P15           VSS2         VDD2           R14         R15           VDD2         VSS2           MAD[21]         VDD1033           VSS2         MAD[21]           VDD2         VSS2           MAD[21]         VDD1033           VSS2         MAD[21]           MAD[23]         VDD1033           VSS2         MAD[24]         MAD[20]           M24         V25         V24           V22         V23         V24         V25           VSS2         MAD[21]         MAD[20]         ADV/           V22         V23         V24         V25         V25           V24         V22         V24         V25         V26           V24         V22         V22         V24         V25         V40           V25         MAD[2	VSS2	VDD2							MOE[0]/	TDIODE P	VDDIO33	VSS2	BWE[1]/
P14         P15         P23         P24         P25         P26           VSS2         VDD2         R14         R15         ADSC/         VDD033         VSS2         MAD[19]           VDD2         VSS2         VSS2         MAD[21]         VDD1033         VSS2         MAD[19]           VDD2         VSS2         MAD[23]         VDD1033         VSS2         MAD[17]           VD2         VSS2         MAD[24]         VDD1033         VSS2         MAD[17]           VD2         VSS2         MAD[24]         VD1033         VSS2         MAD[17]           VD2         VS3         V24         V25         V26           VD2         V23         V24         V25         V26           VD1033         VD1033         W25         W26         V26           V21         V22         V23         V24         V25         V26           VD1033         V24         V25         V26         V26         V26         V26         V24         V25         V26         V26         V26         V26         V26         V24         V25         V26         V26         V26         V26         V26         V26         V26         V26	N14	N15									N24		
VSS2         VDD2         VDD2         VSS2         NC         ADSC/         VDD33         VSS2         MAD[2]           VDD2         VSS2         VSS2         VSS2         R24         R25         R26	VDD2	VSS2							BWE[0]/	N/C	N/C	BWE[3]/	MCLK
R14         R15         R23         R24         R25         R26           VDD2         VSS2         MAD[21]         VDDI033         VSS2         MAD[19]         T24         T25         T26           MAD[23]         VDDI033         MAD[18]         N/C         MAD[17]         MAD[18]         N/C         MAD[17]           U22         U23         U24         U25         U26         N/C         VSS2         MAD[26]         ADV/           V20         V23         U24         U25         U26         N/C         N/C         MAD[26]         ADV/           V21         V22         V23         V24         V25         V26         V26           W20         W21         W22         W23         V24         W25         V26           V201033         MAD[28]         MAD[28]         MAD[28]         WAD[28]         W26         V26           V21         V22         W23         V24         W25         V26	P14	P15	1						P22	P23	P24	P25	P26
VDD2         VSS2         MAD[29]         MAD[21]         VDD033         VSS2         MAD[19]           VDD2         VSS2         F24         T25         T24         T25         T26           MAD[23]         VDD1033         MAD[18]         N/C         MAD[17]         U22         U23         U24         U25         U26           N/C         VSS2         MAD[24]         MAD[26]         MAD[26]         MAD[26]         MAD[26]         MAD[26]         MAD[26]         MAD[16]         D26           V21         V22         V23         V24         V25         V26         W26													MADP[2]
T22         T23         T24         T26         T26           T22         T23         T24         T26         T26         T26           MAD[23]         VDDI033         MAD[18]         N/C         MAD[21]         MAD[22]         MAD[23]         MAD[24]         MAD[26]         MAD[26]         MAD[26]         MAD[26]         MAD[26]         MAD[28]         MAD[28]<	R14	R15							R22	R23	R24	R25	R26
MAD(23)         VDDI033         MAD(18)         N/C         MAD(17)           U22         U23         U24         U25         U26           N/C         VSS2         MAD(24)         MAD(20)         ADV/           V21         V22         V23         V24         V25         V26           BZR_SET         N/C         N/C         MAD(27)         MAD(26)         MAD(16)           W20         W21         W22         W23         W24         V25         W26           MAD(37)         N/C         N/C         MAD(7)         VDD1033         PC1X         V25         MAD(28)         MAD(28)           V21         V22         W23         W24         W25         W26         W	VDD2	VSS2											
V21         V22         V23         U24         U25         U26           N/C         VSS2         MAD[24]         MAD[20]         ADV/           V21         V22         V23         V24         V25         V26           BZR_SET         N/C         N/C         MAD[27]         MAD[26]         MAD[16]           W20         W21         W22         W23         W24         W25         W26           AD[37]         N/C         N/C         MAD[26]         MAD[26]         MAD[26]         MAD[28]           W20         W21         W22         W23         W24         W25         W26           VDI003-         PCIX         VDI033-         PCIX         VSS2         AD[41]         N/C         AD[36]         PCIX         VDI03-         PCIX         VSS2         MAD[22]           AA18         AA19         AA20         VDI05-         PCIX         VDI03-         PCIX         VDI03-         PCIX         AD[36]         BZ/VD         MAD[30]         MAD[25]           AB14         AD16         PCIX         AD164         PCIX         AD24         AD23         AB24         AD23         AD24         AD23         AD24         AD23									T22	T23	T24	T25	T26
NIC         VS2         MAD(24)         MAD(20)         ADV/           V21         V22         V23         V24         V25         V26           BZR_SET         N/C         N/C         MAD(27)         MAD(26)         MAD(16)           W20         W21         W22         W23         W24         W25         W26           MAD(27)         MAD(26)         MAD(28)         MAD(28)         WAD(28)         W26         VDD(05)         VDD(05)         PCIX         VSS2         MAD(28)         W26         V26         V26         W26         VDD(05)         PCIX         VSS2         MAD(28)         W26         V26         W26         VDD(05)         PCIX         VSS2         MAD(28)         W26         V26         V26         V26         V20         V26         V20 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></td<>													
V21         V22         V23         V24         V25         V26           BZR_SET         N/C         N/C         MAD[26]         MAD[16]           W20         W21         W22         W23         W24         W25         W26           MAD[27]         MAD[26]         MAD[16]         MAD[26]         MAD[26]         MAD[28]         W25         W26           M20         W21         W22         W23         W24         W25         W26         W26           AD[37]         N/C         N/C         MAD[2]         PCIX         VDDIO3-         VS52         MAD[28]           V19         Y20         Y21         Y22         Y23         V24         VS52         MAD[28]           VS52         AD[41]         N/C         AD[36]         PCIX         YDDIO3-         PCIX         VS52         AD[23]         VS52         AD[44]         AA22         AA23         AA24         AA25         AA26           VDDIO5-         PCIX         AB16         AB17         AB18         AD[44]         AB21         AB22         AD35]         BZVDD         MAD[20]         MAD[25]         AD[44]         AD124         AD23         AD24         AD25         AA26											U24	U25	
BZR_SET         N/C         N/C         MAD[27]         MAD[26]         MAD[16]           W20         W21         W22         W23         W24         W25         W25         W26           AD[37]         N/C         N/C         MAD[3]         PCIX         VS2         MAD[28]         MAD[28]           Y19         Y20         Y21         Y22         Y23         Y24         Y25         Y26           VSS2         AD[41]         N/C         AD[36]         PCIX         PCIX         VS2         MAD[29]           A18         AA19         A20         A21         N/C         AD[36]         PCIX         PCIX         VS2         MAD[29]           A614         A19         A20         A21         A22         A23         AA24         A425         A26           VDD105-         N/C         AB16         AB17         AB18         AB19         AB20         AB21         AB22         AB23         AB24         AB25         AB26           VDD105-         N/C         N/C         PAR64         PCIX         AD153         PCIX         AD132         AD133         MAD[31]         AD132         AD133         AD24         A265         A265								1/21					
W20         W21         W22         W23         W24         W25         W26           AD[37]         N/C         N/C         MADP[3]         PCIX         VS2         MAD[28]           Y19         Y20         Y21         Y22         Y23         Y24         Y25         Y26           VDDIO5-         VSS2         AD[41]         N/C         AD[36]         PCIX         VSS2         MAD[23]           A814         A815         AB16         AB17         AB18         AA19         AA20         AA21         AA22         AA23         AA24         AA25         AA26           VDDIO5-         PCIX         N/C         AD[46]         PCIX         VSS2         AD[35]         BZVDD         MAD[20]         MAD[25]           AC14         AC15         AC16         AC17         AC16         AD[53]         PCIX         AD[44]         PCIX         AD[24]         AC21         AC23         AC24         AC25         AC26           N/C         N/C         PCIX         AC16         AC17         AC18         AC19         AC21         AC23         AC24         AC25         AC26         AC26         AC26         AC26         AC26         AC26         AC26													
AB14         AB15         AB16         AB17         AB18         AA19         AD[43]         VZ2         V23         VZ4         VZ5         VS52         MAD[23]           VDD105-         VS52         AD[41]         N/C         AD[37]         V26         V21         V24         V24         V25         V26         VDD103-         VC1         VDD103-         VDD103-         VC1         VDD103-         VDD103-         VC1         VS52         AA21         AA22         AA23         AA24         AA25         AA26							W20						
V19         V20         V21         V22         V23         V24         V25         V26           VB         VSS2         AD[41]         N/C         AD[36]         PCIX         PCIX         VSS2         MAD[22]           AA18         AA19         AA20         AA21         AA22         AA23         AA24         AA25         AA26           VDDI05-         VC         AD[49]         AD[46]         PCIX         VSS2         AD[35]         BZVDD         MAD[30]         MAD[25]           AB14         VDDI05-         VC         AD[49]         AD[46]         PCIX         VSS2         AB23         AA24         AA25         AA26           VDDI05-         VC         AD[49]         AD[46]         PCIX         VSS2         AD[35]         BZVDD         MAD[30]         MAD[25]           AC14         AC15         AC16         AC17         AC18         AC19         AC20         AC21         VDDI03-         VDDI03-         PCIX         AD[32]         AD[38]         MAD[31]           AC14         AC15         AC16         AC17         AC18         AC19         AC20         AC21         AC23         AC24         AC25         AC26           N/C											VDDIO33-		
AB14         AB15         AB16         AB17         AB18         AA19         AB20         AA21         AA22         AA23         AA24         AA25         AA26           VDD105-         PCIX         PCIX         PCIX         AD[49]         AD[46]         PCIX         PCIX         AA25         AA26         AA26         AA26         AA27         AA27         AA28         AA26         AA26         AA26         AA27         AA27         AA26         AA26         AA26         AA26         AA26         AA26         AA27         AA27         AA28         AA26         AA26         AA27         AA27         AA28         AA26         AA26         AA26         AA27         AA27         AA27         AA28         AA26         AA26         AA27         AA27         AA28         AA26         AA26         AA27         AA27         AA28         AA26         AA27         AA27         AA28         AA26         AA26         AA27         AA27         AA28         AA26         AA26         AA27         AA27         AA28         AA26         AA27         AA27         AA28         AA26         AA26         AD26         AD26         AD26         AD26         AD26         AD26         AD26						Y19							
AA18         AA19         AA20         AA21         AA21         AA23         AA24         AA25         AA26           N/C         AD[49]         AD[49]         AD[46]         PCIX         VDDIO5-         VSS2         AD[35]         BZVDD         MAD[30]         MAD[25]           AB14         AB15         AB16         AB17         AB18         AB19         AB20         AB21         VSS2         AB23         AB24         AB25         AB26           VDDIO5-         N/C         N/C         PAR64         PCIX         AD[53]         PCIX         AD[32]         AD[38]         MAD[31]           AC14         AC15         AC16         AC17         AC18         AC19         AC20         AC21         AC22         AC23         AC24         AC25         AC26           N/C         N/C         VSS2         PCIX         AC16         AC17         AC18         AC19         AC20         AC21         AC22         AC23         AC24         AC25         AC26           N/C         N/C         VSS2         PCIX         N/C         AD161         AD19         D/D3-         VDDI03-         PCIX         AD24         AD24         AD24         AD25         AD26											VDDIO33-		MADI221
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$					AA18			AA21					
AB14         AB15         AB16         AB17         AB18         AB19         AB20         AB21         AB22         AB23         AB24         AB25         AB26           VDDIO5-         N/C         N/C         PAR64         PCIX         AD[53]         PCIX         AD[44]         PCIX         PCIX         AD[32]         AD[33]         MAD[31]           AC14         AC15         AC16         AC17         AC18         AC19         AC20         AC21         AC22         AC23         AC24         AC25         AC26           N/C         N/C         VSS2         PCIX         N/C         AD18         AD19         AD20         AD21         AD22         AC23         AC24         AC25         AC26           N/C         VSS2         VDDIO3         PCIX         N/C         AD18         AD19         AD20         AD21         AD22         AC23         AC24         AC25         AD26           AD14         AD15         AD16         AD17         AD18         AD19         AD20         VDDIO3-         VDDIO3-         VDDIO3-         PCIX         AD26         AD26         AD26         AD26         AD26         AD26         AD26         AD26         AD26					N/C		AD[46]		V552	AD[35]	BZ\/DD	MADI301	MAD(25)
PCIX         N/C         N/C         PAR64         PCIX         AD[53]         PCIX         AD[44]         PCIX         PCIX         AD[32]         AD[38]         MAD[31]           AC14         AC15         AC16         AC17         AC18         AC19         AC20         AC21         AC22         AC23         AC24         AC26		AB15	AB16	AB17	AB18		AB20		AB22	AB23			
AC14         AC15         AC16         AC17         VDI033- VDI033- PCIX         AC19         AC20         AC21         AC22         AC23         AC24         AC25         AC26           N/C         VSS2         PCIX         N/C         AD19         AD19         AD21         AC21         AC23         AC24         AC25         AC26           AD14         AD15         AD16         AD17         AD18         AD19         AD20         AD21         AD22         AD23         AD24         AD25         AD26           AD[2]         VDDIO33-         VDDIO3-         VDDIO3-         VDDIO3-         VDDIO3-         VDDIO3-         AD24         AD25         AD26		N/C	N/C	PAR64		AD(53)		AD[44]			AD[32]	AD[38]	MAD[31]
N/C         V/SS2         PCIX         N/C         AD[61]         AD[45]         N/C         VSS2         AD[48]         AD[40]         AD[39]         AD[39]         AD[3]           AD14         AD15         AD16         AD17         AD18<				AC17									
AD14         AD15         AD16         AD17         AD18         AD19         AD20         AD21         AD22         AD23         AD24         AD25         AD26           AD12         VDDI033-         VDDI033-         VDDI033-         VDDI033-         VDDI033-         VDDI033-         VDDI033-         PCIX         AD[4]         AD19         AD24         AD24         AD24         AD25         AD26           AD12         PCIX         PCIX         REQ64/         C_BE[5)/         PCIX         AD[64]         AD[55]         AD[42]         AD[47]         AD[34]           AE14         AE15         AE16         AE17         AE18         AE19         AE20         AE21         AE22         AE23         AE24         AE25         AE26           N/C         VSS2         VSS2         AD[1]         ACK64/         C_BE[7]/         VSS2         VSS2         AD[58]         AD[59]         AD[51]         AD[50]         VSS2           AF14         AF16         AF17         AF18         AF19         AF20         AF21         AF22         AF23         AF24         AF25	N/C	N/C	VSS2		N/C	AD[61]	AD[45]	N/C	VSS2	AD[48]	AD[40]	AD[39]	AD[33]
AD[2]         PCIX         PCIX         REQ64/         C_BE[5/         PCIX         PCIX         AD[42]         AD[42]         AD[47]         AD[34]           AE14         AE15         AE16         AE17         AE18         AE19         AE20         AE21         AE22         AE23         AE24         AE25         AE26           N/C         VSS2         VSS2         AD[1]         ACK64/         C_BE[7/         VSS2         VSS2         AD[53]         AD[53]         AD[54]         AE15         AE26         AE26           AF14         AF15         AF16         AF17         AF18         AF19         AF20         AF21         AF22         AF23         AF24         AF25         VSS2		AD15	AD16	AD17			AD20	AD21					
AE14         AE15         AE16         AE17         AE18         AE19         AE20         AE21         AE22         AE23         AE24         AE25         AE26           N/C         VSS2         VSS2         AD[1]         ACK64/         C_BE[7]/         VSS2         VSS2         AD[59]         AD[51]         AD[50]         VSS2           AF14         AF15         AF16         AF17         AF18         AF19         AF20         AF21         AF22         AF23         AF24         AF25	AD[2]				REQ64/	C_BE[5]/			AD[54]	AD[55]	AD[42]	AD[47]	AD[34]
AF14 AF15 AF16 AF17 AF18 AF19 AF20 AF21 AF22 AF23 AF24 AF25													
				AD[1]									VSS2
AD[0] AD[3] AD[5] C_BE[6]/ C_BE[4]/ AD[63] AD[62] AD[60] AD[56] AD[57] AD[52] AD[43]	AF14	AF15	AF16	AF17	AF18	AF19	AF20	AF21	AF22	AF23	AF24	AF25	
	AD[0]	AD[3]	AD[5]	C_BE[6]/	C_BE[4]/	AD[63]	AD[62]	AD[60]	AD[56]	AD[57]	AD[52]	AD[43]	]

# 5.5 Package Drawings

The LSISAS1064 is packaged in a 472-EPBGA-T package with a 27 mm x 27 mm footprint and 1.0 mm ball pitch. The package code is UO. The package drawing number is JZ02-000015-00. Figure 5.9 provides the package diagram for the LSISAS1064.



#### Figure 5.9 472-Pin EPBGA-T (UO) Mechanical Drawing (Sheet 1 of 3)

Important:

This drawing may not be the latest version. For board layout and manufacturing, obtain the most recent engineering drawings from your LSI Logic marketing representative by requesting the outline drawing for package code UO.




Figure 5.9 472-Pin EPBGA-T (UO) Mechanical Drawing (Sheet 2 of 3) (Cont.)

Important:

This drawing may not be the latest version. For board layout and manufacturing, obtain the most recent engineering drawings from your LSI Logic marketing representative by requesting the outline drawing for package code UO.




Figure 5.9 472-Pin EPBGA-T (UO) Mechanical Drawing (Sheet 3 of 3) (Cont.)

This drawing may not be the latest version. For board layout and manufacturing, obtain the most recent engineering drawings from your LSI Logic marketing representative by requesting the outline drawing for package code UO.

# Appendix A Register Summary

Tables A.1, A.2, and A.3 provide a register summary.

#### Table A.1 LSISAS1064 PCI Configuration Space Registers

Register Name	Offset <sup>1</sup>	Read/Write	Page
Vendor ID	0x00–0x01	Read Only	4-3
Device ID	0x02–0x03	Read Only	4-3
Command	0x04–0x05	Read/Write	4-3
Status	0x06–0x07	Read/Write	4-5
Revision ID	0x08	Read/Write	4-7
Class Code	0x09–0x0B	Read Only	4-7
Cache Line Size	0x0C	Read/Write	4-8
Latency Timer	0x0D	Read/Write	4-8
Header Type	0x0E	Read Only	4-9
Reserved	0x0F	Reserved	4-9
I/O Base Address	0x10–0x13	Read/Write	4-9
Memory [0] Low	0x14–0x17	Read/Write	4-10
Memory [0] High	0x18-0x1B	Read/Write	4-10
Memory [1] Low	0x1C-0x1F	Read/Write	4-11
Memory [1] High	0x20-0x23	Read/Write	4-11
Reserved	0x24–0x27; 0x28–0x2B	Reserved	4-12
Subsystem Vendor ID	0x2C-0x2D	Read Only	4-12
Subsystem ID	0x2E-0x2F	Read Only	4-13

Table A.1	LSISAS1064 PCI	Configuration	Space	Registers (	Cont.)
-----------	----------------	---------------	-------	-------------	--------

Register Name	Offset <sup>1</sup>	Read/Write	Page
Expansion ROM Base Address	0x30–0x33	Read/Write	4-13
Capabilities Pointer	0x34	Read Only	4-14
Reserved	0x35–0x37; 0x38–0x3B	Reserved	4-15
Interrupt Line	0x3C	Read/Write	4-15
Interrupt Pin	0x3D	Read Only	4-16
Minimum Grant	0x3E	Read Only	4-16
Maximum Latency	0x3F	Read Only	4-16
Power Management Capability ID	-	Read Only	4-17
Power Management Next Pointer	-	Read Only	4-17
Power Management Capabilities	-	Read Only	4-17
Power Management Control/Status	-	Read/Write	4-18
Power Management Bridge Support Extensions	-	Read Only	4-19
Power Management Data	-	Read Only	4-20
MSI Capability ID	-	Read Only	4-20
MSI Next Pointer	-	Read Only	4-20
MSI Message Control	-	Read/Write	4-21
MSI Message Lower Address	-	Read/Write	4-22
MSI Message Upper Address	-	Read/Write	4-23
MSI Message Data	-	Read/Write	4-23
MSI Mask Bits	-	Read/Write	4-24
MSI Pending Bits	-	Read Only	4-24
MSI-X Capability ID	-	Read Only	4-24
MSI-X Next Pointer	-	Read Only	4-25
MSI-X Message Control	-	Read/Write	4-25

# Table A.1 LSISAS1064 PCI Configuration Space Registers (Cont.)

Register Name	Offset <sup>1</sup>	Read/Write	Page
MSI-X Table Offset	-	Read Only	4-26
MSI-X PBA Offset	-	Read Only	4-27
PCI-X Capability ID	-	Read Only	4-27
PCI-X Next Pointer	-	Read Only	4-28
PCI-X Command	-	Read/Write	4-28
PCI-X Status	-	Read/Write	4-30

1. The offset of the PCI extended capabilities registers can vary. Access these registers through the Next Pointer and Capability ID registers.

# Table A.2 LSISAS1064 PCI I/O Space Registers

Register Name	Offset	Read/Write	Page
System Doorbell	0x00	Read/Write	4-34
Write Sequence	0x04	Read/Write	4-34
Host Diagnostic	0x08	Read/Write	4-35
Test Base Address	0x0C	Read/Write	4-37
Diagnostic Read/Write Data	0x10	Read/Write	4-37
Diagnostic Read/Write Address	0x14	Read/Write	4-38
Reserved	0x18-0x2F	Reserved	-
Host Interrupt Status	0x30	Read/Write	4-38
Host Interrupt Mask	0x34	Read/Write	4-39
Reserved	0x38–0x3F	Reserved	-
Request Queue	0x40	Read/Write	4-40
Reply Queue	0x44	Read/Write	4-41
High Priority Request MFA Queue	0x48	Read/Write	4-41

# Table A.3 LSISAS1064 PCI Memory [0] Space Registers

Register Name	Offset	Read/Write	Page
System Doorbell	0x00	Read/Write	4-34
Write Sequence	0x04	Read/Write	4-34
Host Diagnostic	0x08	Read/Write	4-35
Test Base Address	0x0C	Read/Write	4-37
Reserved	0x10-0x2F	Reserved	-
Host Interrupt Status	0x30	Read/Write	4-38
Host Interrupt Mask	0x34	Read/Write	4-39
Reserved	0x38–0x3F	Reserved	-
Request Queue	0x40	Read/Write	4-40
Reply Queue	0x44	Read/Write	4-41
High Priority Request MFA Queue	0x48	Read/Write	4-41

# Index

#### Numerics

133 MHz capable bit 4-31 133 MHz PCI-X 1-1, 3-14, 3-15, 5-8 133 MHz PCI-X bit 4-31 16550 UART 2-24 33 MHz PCI 5-8 64-bit address capable bit 4-21 64-bit device bit 4-31 64-bit PCI 1-1, 3-14, 3-15 66 MHz capable bit 4-6 66 MHz PCI 3-14, 3-15, 5-8 66 MHz PCI-X 5-8

# Α

absolute maximum stress ratings 5-2 AC characteristics 5-8 ACK64/ 3-5, 5-3 active LOW 3-1 ACTIVE LED[3:0]/ 3-10, 5-5 AD[63:0] 3-4, 5-3 address diagnostic read/write 4-38 address reply 2-8 address/data bus 3-13, 4-31 ADSC/ 3-8, 5-5 ADV/ 3-8, 5-5 air temperature 5-2 alias to memory read block 2-10, 2-12, 2-14 alias to memory write block 2-10, 2-12 alignment 2-15 ALT\_GNT/ 2-23, 3-6, 5-3 ALT\_INTA/ 2-16, 3-6, 4-22, 4-25, 4-39, 5-3 analog voltage 5-2 arbitration 2-15 ARM966E-S 1-3, 2-4, 4-36 aux current bit 4-18

# В

```
ball grid array 5-18, 5-19
base address register
  I/O 2-4, 4-9
  memory [0] 4-10
  memory [1] 4-11
BGA top view 5-18, 5-19
BIOS 2-9
BIR 4-26
bit
   133 MHz capable 4-31
  64-bit address capable 4-21
  64-bit device 4-31
  66 MHz capable 4-6
  aux current 4-18
  bus number 4-31
  D1 support 4-18
  D2 support 4-18
  data parity error recovery enable 4-29
  data parity error reported 4-6
  data scale 4-19
  data select 4-19
  designed maximum cumulative read size 4-30
  designed maximum memory read byte count
     4-30
  designed maximum outstanding split transac-
     tions 4-30
  detected parity error (from slave) 4-5
  device complexity 4-31
  device number 4-32
  device specific initialization 4-18
  DEVSEL/ timing 4-6
  diagnostic memory enable 4-36
  diagnostic read/write enable 4-36
  diagnostic write enable 4-35, 4-36, 4-38
  DisARM 4-36
  doorbell interrupt mask 4-40
```

enable bus mastering 4-4 enable I/O 4-5 enable memory space 4-5 enable parity error response 4-4 expansion ROM enable 4-14 flash ROM bad signature 4-36 function number 4-32 interrupt request routing mode 4-39 IOP doorbell status 4-38 MSI enable 4-22 multiple message 4-22 new capabilities 4-7 per-vector masking capable 4-21 PME clock 4-18 PME enable 4-19 PME status 4-19 PME support 4-18 power management version 4-18 power state 4-19 received master abort (from master) 4-5 received split completion error message 4-30 received target abort (from master) 4-6 reply interrupt 4-39 reply interrupt mask 4-40 reset adapter 4-36 reset history 4-36 SERR/ enable 4-4 signalled system error 4-5 system doorbell interrupt 4-39 table BIR 4-26 TTL interrupt 4-36 unexpected split completion 4-31 write and invalidate enable 4-4 burst size selection 2-13 bus number 4-31 PCI commands 2-10 BWE[3:0]/ 3-8, 5-6 BZR SET 3-6 BZVDD 3-6

# С

C\_BE[3:0]/ 2-9, 2-10, 2-13 C\_BE[7:0]/ 3-4, 5-3 cache line size 2-13, 2-15, 4-8 alignment 2-15 register 2-15, 4-8 capabilities pointer register 4-14 capability ID 4-2 MSI 4-20, 4-24 PCI-X 4-27 power management 4-17 capacitance 5-7 class code register 4-7 CLK 3-4, 5-3 clock EEPROM 3-16 external 5-8 PCI 5-8 PME 4-18 CLS 4-8 CLS alignment 2-15 command register 4-3 completer ID 4-31, 4-32 configuration read command 2-9, 2-10, 2-12, 2-14, 4-6 space 2-9, 4-1 write command 2-9, 2-10, 2-13, 2-14, 4-6 configuration space 2-9, 4-1 C BE[3:0]/ 2-10 context RAM 2-8 core voltage 5-2 CPCI EN/ 3-7, 3-16, 5-3, 5-4 CPCI ENUM/ 3-7. 5-3 CPCI LED/ 3-7, 5-5 CPCI\_SWITCH 3-7, 3-16, 5-4 CPCI64\_EN/ 3-7 CPLD 3-14 current I/O supply 5-2 latch-up 5-2

# D

D0 2-16, 4-19 D1 2-16, 4-19 D1 support bit 4-18 D2 support bit 4-18 D3 2-16, 4-19 DAC 2-8, 2-11, 2-14 data diagnostic read/write 4-37 parity error recovery enable bit 4-29 parity error reported bit 4-6 scale bit 4-19 select bit 4-19

DC characteristics 5-1 designed maximum cumulative read size bit 4-30 designed maximum memory read byte count bit 4-30 designed maximum outstanding split transactions bit 4-30 detected parity error (from slave) bit 4-5 device complexity bit 4-31 device driver stability 1-6 device ID configuration 3-14, 3-15 device ID register 4-3 device number bit 4-32 device specific initialization bit 4-18 DEVSEL/ 3-5, 5-3 DEVSEL/ timing bit 4-6 diagnostic memory 4-32 diagnostic memory enable bit 4-36 diagnostic read/write address register 4-35, 4-36, 4-38 diagnostic read/write data register 4-35, 4-36, 4-37, 4-38 diagnostic read/write enable bit 4-36 diagnostic write enable bit 4-35, 4-36, 4-38 DisARM bit 4-36 DMA 2-15 doorbell 2-7. 2-8 host 4-34 interrupt mask bit 4-40 status bit 4-38 system 4-34, 4-38 system interface 2-7 system interrupt bit 4-39 drawing package 5-18, 5-19 dual address cycles command 2-8, 2-11, 2-14

# Ε

electrostatic discharge 5-2 enable bus mastering bit 4-4 diagnostic memory bit 4-36 diagnostic write bit 4-36 I/O space bit 4-5 memory space bit 4-5 MSI bit 4-22 parity error response bit 4-4 write and invalidate bit 4-4 ESD 5-2 expansion ROM base address 4-5 expansion ROM base address register 4-13 expansion ROM enable bit 4-14 external clock 5-8 memory interface 2-19 memory interface timing diagrams 5-10

# F

FAULT\_LED[3:0]/ 3-10, 5-5 FIFO 2-4 reply free 2-8 reply post 2-8, 4-39 request post 2-8 flash ROM bad signature bit 4-36 signature recognition 2-21 size 3-14 flash ROM size 3-15 FLASH\_CS/ 3-9, 5-6 FRAME/ 3-5, 5-3 frames reply message 2-8, 2-15 request message 2-8, 2-15 FSELA 3-10, 3-16, 5-5 function number bit 4-32 Fusion-MPT 1-1, 1-4, 1-5, 2-1, 2-3, 2-7, 4-32

# G

general description 1-1 GNT/ 2-23, 3-5, 5-3 GPIO[3:0] 3-10, 5-7 GPIO[7:0] 3-16

# Н

HB\_LED/ 3-10, 5-5 header type register 4-9 high priority request FIFO 2-4 high priority request MFA 4-41 host diagnostic register 4-35, 4-38 host doorbell value 4-34 host interface module 2-2, 2-3 host interrupt mask register 2-16, 3-6, 4-39 host interrupt status register 4-38, 4-39 host system 2-7 hot swap enable 3-14, 3-15 I

```
I/O
   base address 4-5
   base address register 2-4, 2-9, 4-9
   key 4-35, 4-36, 4-38
   processor 2-4, 2-23
   read command 2-10, 2-11, 2-14
   space 2-9, 4-1, 4-32
   supply voltage 5-2
  write command 2-10, 2-11, 2-14
I/O supply current 5-2
ICE 2-25
ID control 4-13
IDD-Core 5-2
IDD-I/O 5-2
IDDTN 3-11, 3-16
IDSEL 2-9, 3-5, 5-3
input
   reset 5-9
INTA/ 2-16, 3-6, 4-22, 4-25, 4-36, 4-39, 5-3
integrated RAID 1-1, 1-4
interface
   external memory 2-19
interrupt 2-16
  acknowledge command 2-10, 2-11, 2-14
   ALT INTA/ 2-16
   doorbell mask bit 4-40
   INTA/ 2-16
  line register 4-15
   message signaled 2-16
   output 5-9
   PCI 2-16
   pin register 4-16
   pins 2-16
   reply 2-16
   reply bit 4-39
   reply mask bit 4-40
   request routing mode bits 4-39
   signal routing 4-40
   system doorbell 2-16, 4-38
   system doorbell bit 4-39
   TTL bit 4-36
IOP 2-4, 2-7, 2-8, 4-34, 4-36, 4-38
IOP boot enable 3-14, 3-15
IOP doorbell status bit 4-38
IRDY/ 3-5, 5-3
ISTW_CLK 3-9
```

ISTW\_DATA 3-9 ISTWI\_CLK 3-16, 5-7 ISTWI\_DATA 3-16, 5-7

# J

junction temperature 5-2

# Κ

key I/O 4-35, 4-36, 4-38

# L

latch-up current 5-2 latency timer 4-8 latency timer register 4-8

# Μ

MAD[10] 4-13 MAD[13] 4-6 MAD[14] 4-31 MAD[15:0] 3-16 MAD[15] 4-31 MAD[31:0] 3-8, 3-13, 5-6 MADP[1:0] 3-16 MADP[3:0] 3-8, 5-6 master abort 4-5 master data parity error 4-29 max\_lat 4-17 maximum latency register 4-16 maximum memory read byte count bits 4-29 maximum outstanding split transactions bits 4-28 maximum stress ratings 5-2 MCLK 3-8, 5-5 memory alias to read block 2-12, 2-14 alias to write block 2-10, 2-12 read block command 2-11, 2-12, 2-14 read command 2-10, 2-12, 2-13, 2-14, 2-15 read dword command 2-10, 2-12, 2-14 read line command 2-11, 2-14, 2-15 read multiple command 2-11, 2-13, 2-15 space 2-10, 4-1, 4-32 space description 4-32 write and invalidate command 2-11, 2-14, 2-15 write block command 2-11, 2-12, 2-15 write command 2-10, 2-12, 2-14, 2-15 memory [0] high 4-5, 4-10

memory [0] low 4-5, 4-10 memory [1] high 4-5, 4-11 memory [1] low 4-5, 4-11 memory read 4-30 memory requirements 2-19 memory space 2-10, 4-32 message passing technology 2-1 message queues 2-7, 2-8 message signaled interrupts 2-16 MFA high priority request 4-41 reply 4-41 minimum grant register 4-16 MODE[5:0] 3-10, 3-16, 5-4 MOE[1:0]/ 3-8, 5-6 MSI 2-16, 4-39 capability ID register 4-20 enable bit 4-22 mask bits 4-24 message address 4-22 message data 4-23 message upper address register 4-23 multiple message 4-22 next pointer register 4-20 pending bits 4-24 MSI mask bits register 4-24 MSI message address register 4-22 MSI message control register 4-21 MSI message data register 4-23 MSI message upper address register 4-23 MSI pending bits register 4-24 MSI-X 2-16, 4-39 capability ID register 4-24 next pointer register 4-25 PBA offset 4-27 table offset 4-26 MSI-X enable 3-14, 3-15 MSI-X message control register 4-25 MSI-X PBA offset register 4-27 MSI-X table offset register 4-26 multi-ICE 2-25 multiple cache line transfers 2-15 multiple message capable 4-22 multiple message enable 4-21 MWE[1:0]/ 3-8, 5-6

#### Ν

narrow port 2-17

NC 3-1, 3-13 new capabilities bit 4-7 no connect 3-1 NVSRAM 2-22 NVSRAM or SRAM select 3-14 NVSRAM/SRAM installed 3-14 NVSRAM\_CS/ 3-8, 5-6

# 0

operating conditions 5-2 operating free air temperature 5-2

#### Ρ

package drawing 5-18, 5-19, 5-20 PAR 3-4, 5-3 PAR64 3-4. 5-3 parity error 4-6 PBA offset 4-27 PC2001 system design guide 2-16 PCI 2-7, 2-8 33 MHz 5-8 64-bit 3-14, 3-15 66 MHz 3-14, 3-15, 5-8 66 MHz capable bit 4-6 address/data bus 3-13, 4-31 addressing 2-9 alias to memory read block command 2-12, 2-14 alias to memory write block command 2-12 arbitration 2-15 arbitration signals 3-5 benefits 1-6 bus commands 2-10 cache line size register 2-14 cache mode 2-15 CLK 5-8 command 2-10 configuration read 2-9, 2-10, 2-12 configuration write 2-9, 2-10, 2-13 dual address cvcle 2-14 dual address cycles 2-8 I/O read 2-10, 2-11 I/O write 2-10 I/O write command 2-11 interrupt acknowledge 2-10, 2-11 memory read 2-10 memory read block 2-11, 2-12, 2-14

memory read command 2-12 memory read dword 2-10 memory read dword command 2-12 memory read line 2-11, 2-14 memory read multiple 2-11, 2-13 memory write 2-10, 2-12 memory write and invalidate 2-11, 2-14 memory write block 2-11, 2-15 memory write command 2-12 register 4-14 special cycle 2-10, 2-11 split completion 2-11, 2-13 command register 4-3 configuration read command 2-10, 2-12, 2-14, 4-6 configuration space 2-9, 4-1 address map 4-2 C\_BE[3:0]/ 2-9, 2-10 configuration write command 2-10, 2-13, 2-14, 4-6 DAC 2-8, 2-11, 2-14 device complexity bit 4-31 device ID configuration 3-14, 3-15 dual address cycles command 2-11, 2-14 encoding 2-10 error reporting signals 3-5 functional description 2-8 hot swap enable 3-14, 3-15 I/O read command 2-10, 2-11, 2-14 I/O space 2-9, 4-1, 4-32 I/O space address map 4-33 I/O space and memory space 4-32 I/O write command 2-10, 2-11, 2-14 interrupt acknowledge command 2-10, 2-11, 2-14 interrupt signals 3-6 interrupts 2-16, 4-39, 4-40 memory [0] address map 4-33 memory [1] address map 4-33 memory read block command 2-14 memory read command 2-10, 2-12, 2-13, 2-14, 2 - 15memory read dword command 2-12, 2-14 memory read line command 2-11, 2-14, 2-15 memory read multiple command 2-11, 2-13, 2-15 memory space 2-9, 2-10, 4-1 memory space [0] 2-4, 2-10, 4-1

memory space [1] 2-10, 4-1 memory write and invalidate command 2-11, 2-14, 2-15 memory write block command 2-12, 2-15 memory write command 2-10, 2-14, 2-15 new capabilities bit 4-7 power management 2-16 power management interface specification 2-16 related signals 3-6 reset 4-36 special cycle command 2-10, 2-11, 4-5 split completion command 2-13 subsystem ID configuration 3-14, 3-15 system address space 4-1 PCI-X 2-8 133 MHz 3-14, 3-15, 5-8 133 MHz capable bit 4-31 64-bit device bit 4-31 66 MHz 5-8 alias to memory read block command 2-10 alias to memory write block command 2-10 benefits 1-6 bus commands 2-10 bus number 4-31 capability ID register 4-27 command register 4-28 commands 2-10 data parity error recovery enable bit 4-29 designed maximum cumulative read size bit 4-30 designed maximum memory read byte count bit 4-30 designed maximum outstanding split transactions bit 4-30 device complexity bit 4-31 device number bit 4-32 function number bit 4-32 maximum memory read byte count bits 4-29 maximum outstanding split transactions bits 4-28 memory read block command 2-11 memory read dword command 2-10 memory write block command 2-11 next pointer register 4-28 received split completion error message bit 4-30 split completion command 2-11

```
split completion discarded bit 4-31
   status register 4-30
   unexpected split completion bit 4-31
PCI-X mode 3-14, 3-15
pending bits 4-24
PERR/ 3-5, 5-3
per-vector masking capable bit 4-21
phys 2-17
PLL_VDD 3-12
PLL VSS 3-12
PME 4-18, 4-19
  clock bit 4-18
  enable bit 4-19
  status bit 4-19
  support bits 4-18
POR 4-36
port 2-17
POST 4-15
power management 2-16
   aux_current bit 4-18
  bridge support extensions register 4-19
  capabilities register 4-17
   capability ID register 4-17
  control/status register 4-18
   D0 4-19
   D1 4-19
   D1 support bit 4-18
   D2 4-19
   D2 support bit 4-18
  D3 4-19
  data register 4-20
  data scale bit 4-19
   data select bit 4-19
  device specific initialization bit 4-18
  event 4-18
  next pointer register 4-17
   PME clock bit 4-18
   PME enable bit 4-19
  PME status bit 4-19
  power state bit 4-19
  support bits 4-18
  version bit 4-18
power state
  D0 2-16
  D1 2-16
  D2 2-16
   D3 2-16, 4-19
power state bit 4-19
```

power-on reset 4-36 power-on sense pins 3-13 PROCMON 3-11, 5-6 PSBRAM\_CS/ 3-9, 5-6 pull-ups and pull-downs 3-16

# Q

```
queue
message 2-8
reply 4-41
reply message 2-7
request 4-40
request message 2-7
```

# R

RAID 1-1, 2-23 zero channel 2-23 received master abort (from master) bit 4-5 received split completion error message bit 4-30 received target abort (from master) bit 4-6 REFCLK 3-7 REFCLK\_B 3-10, 3-16, 5-5 REFCLK N 5-7 REFCLK P 5-7 REFPLL\_VDD 3-12 REFPLL VSS 3-12 register cache line size 4-8 capabilities pointer 4-14 class code 4-7 command 4-3 device ID 4-3 diagnostic read/write address 4-38 diagnostic read/write data 4-37 expansion ROM base address 4-13 header type 4-9 host diagnostic 4-35 host interrupt mask 2-16, 3-6, 4-39 host interrupt status 4-38 I/O base address 4-9 interrupt line 4-15 interrupt pin 4-16 latency timer 4-8 maximum latency 4-16 memory [0] high 4-10 memory [0] low 4-10 memory [1] high 4-11

memory [1] low 4-11 minimum grant 4-16 MSI capability ID 4-20 MSI mask bits 4-24 MSI message address 4-22 MSI message control 4-21 MSI message data 4-23 MSI message upper address 4-23 MSI next pointer 4-20 MSI pending bits 4-24 MSI-X capability ID 4-24 MSI-X message control 4-25 MSI-X next pointer 4-25 MSI-X PBA offset 4-27 MSI-X table offset 4-26 PCI memory [0] address map 4-33 PCI memory [1] address map 4-33 PCI-X capability ID 4-27 PCI-X command 4-28 PCI-X next pointer 4-28 PCI-X status 4-30 power management bridge support extensions 4-19 power management capabilities 4-17 power management capability ID 4-17 power management control/status 4-18 power management data 4-20 power management next pointer 4-17 reply queue 4-41 request queue 4-40 revision ID 4-7 status 4-5 subsystem ID 4-13 subsystem vendor ID 4-12 system doorbell 4-34 test base address 4-37 vendor ID 4-3 write sequence 4-34 register map A-1 PCI configuration space 4-2 PCI I/O space 4-33 reply free FIFO 2-4, 2-8 reply interrupt 2-16 reply interrupt bit 4-39 reply interrupt mask bit 4-40 reply message 2-8, 2-15, 4-41 reply message queue 2-8 reply MFA 4-41

reply post FIFO 2-4, 2-8, 4-39 reply queue 2-7 reply queue register 4-41 REQ/ 3-5, 5-3 REQ64/ 3-5. 5-3 request free FIFO 2-4 request message frames 2-8, 2-15 request message queue 2-7 request messages 2-8 request post FIFO 2-4, 2-8 request post MFA 4-40 request queue register 4-40 requester ID 4-31, 4-32 reset adapter bit 4-36 reset history bit 4-36 reset input 5-9 revision ID register 4-7 ROM expansion enable bit 4-14 ROM size 3-14, 3-15 RST/ 3-4, 5-3, 5-8 RTCK\_ICE 3-11, 5-5 RTRIM 3-7 RX[3:0] 5-3 RX[3:0]- 3-7 RX[3:0]+ 3-7 RX VDD[3:0] 3-13 RX\_VSS[3:0] 3-12 RXB\_VDD[3:0] 3-13 RXB\_VSS[3:0] 3-12

# S

SATA 2-18 SCAN\_ENABLE 3-11, 5-4 SCAN\_MODE 3-11, 5-4 SCANEN 3-16 SCANMODE 3-16 serial EEPROM 4-37 SERIAL CLK 3-16, 5-7 SERIAL DATA 3-16. 5-7 SERR/ 3-5, 4-29, 5-3 SERR/ enable bit 4-4 SGPIO CPLD 3-14 signal grouping 3-3 no connect 3-1 types 3-2 signal descriptions 3-8 ACK64/ 3-5

ACTIVE\_LED[3:0]/ 3-10 AD[63:0] 3-4 ADSC/ 3-8 ADV/ 3-8 ALT GNT/ 3-6 ALT INTA/ 3-6 BWE[3:0]/ 3-8 BZR SET 3-6 BZVDD 3-6 C BE[7:0]/ 3-4 CLK 3-4 CPCI EN/ 3-7 CPCI ENUM/ 3-7 CPCI\_LED/ 3-7 CPCI SWITCH 3-7 CPCI64 EN/ 3-7 DEVSEL/ 3-5 FAULT\_LED[3:0]/ 3-10 FLASH CS/ 3-9 FRAME/ 3-5 FSELA 3-10 GNT/ 3-5 GPIO[3:0] 3-10 HB\_LED/ 3-10 **IDDTN 3-11** IDSEL 3-5 INTA/ 3-6 IRDY/ 3-5 ISTW\_CLK 3-9 ISTW\_DATA 3-9 MAD[31:0] 3-8, 3-13 MADP[3:0] 3-8 MCLK 3-8 MODE[5:0] 3-10 MOE[1:0]/ 3-8 NC 3-1, 3-13 NVSRAM CS/ 3-8 PAR 3-4 PAR64 3-4 **PERR/ 3-5** PLL\_VDD 3-12 PLL VSS 3-12 power-on sense 3-13 PROCMON 3-11 PSBRAM\_CS/ 3-9 REFCLK 3-7 REFCLK\_B 3-10 REFPLL VDD 3-12

REFPLL VSS 3-12 REQ/ 3-5 REQ64/ 3-5 RST/ 3-4 RTCK ICE 3-11 RTRIM 3-7 RX[3:0]- 3-7 RX[3:0]+ 3-7 RX\_VDD[3:0] 3-13 RX VSS[3:0] 3-12 RXB\_VDD[3:0] 3-13 RXB VSS[3:0] 3-12 SCAN ENABLE 3-11 SCAN\_MODE 3-11 SERR/ 3-5 STOP/ 3-5 TCK 3-11 TCK ICE 3-11 TDI 3-11 TDI\_ICE 3-11 TDIODE\_N 3-11 TDIODE P 3-11 TDO 3-11 TDO\_ICE 3-11 TMS 3-11 TMS ICE 3-11 TMUX\_SPARE[7:0] 3-11 TN/ 3-11 TRDY/ 3-5 TRST/ 3-11 TRST ICE/ 3-11 TST\_RST/ 3-10 TX[3:0]- 3-7 TX[3:0]+ 3-7 TX\_VDD[3:0] 3-13 TX VSS[3:0] 3-12 TXB VDD[3:0] 3-13 TXB\_VSS[3:0] 3-12 UART RX 3-9 UART TX 3-9 VDD2 3-12 VDDIO33 3-12 VDDIO33PCIX 3-12 VDDIO5PCIX 3-12 VSS2 3-12 ZCR EN/ 3-6 signalled system error bit 4-5 signals

PCI arbitration 3-5 PCI error reporting 3-5 PCI interrupt 3-6 PCI-related 3-6 power-on sense 3-13 pull-ups and pull-downs 3-16 signature recognition flash ROM 2-21 slew rate 5-8 SMP 1-2, 2-18 special cycle command 2-10, 2-11, 4-5 split completion command 2-11, 2-13 split completion discarded bit 4-31 split completion error 4-30 split completion received error message 4-30 split completion unexpected 4-31 split transaction 4-30 SSP 1-2, 2-18 standards PCI 1-2 PCI-X addendum 1-2 status IOP doorbell bit 4-38 register 4-5, 4-29 STOP/ 3-5, 5-3 STP 1-2. 2-18 stress ratings 5-2 subsystem ID configuration 3-14, 3-15 subsystem ID register 4-13 subsystem vendor ID register 4-12 supply current 5-2 supply voltage 5-2 system address space 4-1 system BIOS 2-9 system doorbell 2-16, 4-38 system doorbell interrupt bit 4-39 system doorbell register 4-34 system interface bus mastering function 2-15 doorbell 2-7

# Т

Ta 5-2 table BIR 4-26 table offset 4-26 target abort 4-6 TCK 3-11, 3-16, 5-4 TCK\_ICE 3-11, 3-16, 5-4 TDI 3-11, 3-16, 5-4 TDI\_ICE 3-11, 3-16, 5-4 TDIODE\_N 3-11 TDIODE P 3-11 TDO 3-11. 5-5 TDO ICE 3-11, 5-5 temperature junction 5-2 operating free air 5-2 storage 5-2 test base address register 4-37 TestReset/ 4-36 thermal resistance 5-2 timina external memory 5-10 interrupt output 5-9 PCI and PCI-X 5-8 power-up 5-10 reset 5-9 timing diagrams 5-10 Tj 5-2 TMS 3-11, 3-16, 5-4 TMS\_ICE 3-11, 3-16, 5-4 TMUX\_SPARE[7:0] 3-11, 5-7 TN 3-16 TN/ 3-11. 5-4 TRDY/ 3-5, 5-3 TRST/ 3-11, 5-4 TRST\_ICE/ 3-11, 3-16, 5-4 TST\_RST/ 3-10, 3-16, 5-4 TTL interrupt bit 4-36 TX[3:0] 5-2, 5-3 TX[3:0]- 3-7 TX[3:0]+ 3-7 TX\_VDD[3:0] 3-13 TX VSS[3:0] 3-12 TXB\_VDD[3:0] 3-13 TXB\_VSS[3:0] 3-12

#### U

UART\_RX 3-9, 5-4 UART\_TX 3-9, 5-5 Ultra320 SCSI functional description 2-17 unexpected split completion bit 4-31

## ۷

```
VDD_IO 5-2
VDD2 3-12
VDDC 5-2
VDDIO33 3-12
VDDIO33PCIX 3-12
VDDIO5PCIX 3-12
vendor ID register 4-3
version bit 4-18
voltage
analog 5-2
core 5-2
I/O 5-2
supply 5-2
VSS2 3-12
```

#### W

wide port 2-17 write and invalidate enable bit 4-4 write I/O key 4-35, 4-36, 4-38 write sequence register 4-34, 4-36, 4-38

## Ζ

ZCR 2-23, 2-24 ZCR\_EN/ 2-23, 3-6, 3-16, 5-4 zero channel RAID 2-23, 2-24

# **Customer Feedback**

We would appreciate your feedback on this document. Please copy the following page, add your comments, and fax it to us at the number shown.

If appropriate, please also fax copies of any marked-up pages from this document.

Important: Please include your name, phone number, fax number, and company address so that we may contact you directly for clarification or additional information.

Thank you for your help in improving the quality of our documents.

#### **Reader's Comments**

Fax your comments to:

LSI Logic Corporation Technical Publications M/S AF-198 Fax: 408.433.4333

Please tell us how you rate this document: *LSISAS1064 PCI-X to 4-Port Serial Attached SCSI/SATA Controller, Version 3.2.* Place a check mark in the appropriate blank for each category.

	Excellent	Good	Average	Fair	Poor
Completeness of information					
Clarity of information					
Ease of finding information					
Technical content					
Usefulness of examples and illustrations					
Overall manual					

What could we do to improve this document?

If you found errors in this document, please specify the error and page number. If appropriate, please fax a marked-up copy of the page(s).

Please complete the information below so that we may contact you directly for clarification or additional information.

Name	_ Date
Telephone	
Title	
Department	 Mail Stop
Company Name	
Street	
City, State, Zip	

Customer Feedback Copyright © 2003–2005 by LSI Logic Corporation. All rights reserved.