TECHNICAL MANUAL

LSISAS1068 PCI-X to 8-Port Serial Attached SCSI/SATA Controller

October 2005 Version 2.1



DB14-000287-04

This document contains proprietary information of LSI Logic Corporation. The information contained herein is not to be used by or disclosed to third parties without the express written permission of an officer of LSI Logic Corporation.

LSI Logic products are not intended for use in life-support appliances, devices, or systems. Use of any LSI Logic product in such applications without written consent of the appropriate LSI Logic officer is prohibited.

Purchase of I^2C components of LSI Logic Corporation, or one of its sublicensed Associated Companies, conveys a license under the Philips I^2C Patent Rights to use these components in an I^2C system, provided that the system conforms to the I^2C standard Specification as defined by Philips.

Document DB14-000287-04, Version 2.1 (October 2005) This document describes LSI Logic Corporation's LSISAS1068 Serial Attached SCSI/SATA Controller and will remain the official reference source for all revisions/releases of this product until rescinded by an update.

LSI Logic Corporation reserves the right to make changes to any products herein at any time without notice. LSI Logic does not assume any responsibility or liability arising out of the application or use of any product described herein, except as expressly agreed to in writing by LSI Logic; nor does the purchase or use of a product from LSI Logic convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual property rights of LSI Logic or third parties.

Copyright © 2004, 2005 by LSI Logic Corporation. All rights reserved.

TRADEMARK ACKNOWLEDGMENT

LSI Logic, the LSI Logic logo design, Fusion-MPT, Gflx, GigaBlaze, Integrated Mirroring, Integrated RAID, and Integrated Striping are trademarks or registered trademarks of LSI Logic Corporation. ARM, ARM966E-S, and Multi-ICE are registered trademarks of ARM Ltd., used under license. CompactPCI is a registered trademark of the PCI Industrial Computer Manufacturers Group. PCI-X is a registered trademark of PCI SIG. All other brand and product names may be trademarks of their respective companies.

JM

To receive product literature, visit us at http://www.lsilogic.com.

For a current list of our distributors, sales offices, and design resource centers, view our web page located at

http://www.lsilogic.com/contacts/index.html

Preface

This book is the primary reference and technical manual for the LSISAS1068 PCI-X to 8-Port Serial Attached SCSI/SATA Controller. It contains a complete functional description for the LSISAS1068, as well as the physical and electrical specifications for the LSISAS1068.

Audience

This document assumes that you are familiar with microprocessors and related support devices. The people who benefit from this book are:

- Engineers and managers who are evaluating the LSISAS1068 for use in a system
- Engineers who are designing the LSISAS1068 into a system

Organization

This document has the following chapters and appendixes:

- Chapter 1, Introduction, provides an overview of the LSISAS1068 features and capabilities.
- Chapter 2, Functional Description, provides a detailed functional description of the LSISAS1068 operation. This chapter describes the LSISAS1068 implementations of the PCI, PCI-X, and SAS specifications.
- Chapter 3, Signal Description, provides a detailed signal description for the LSISAS1068.
- Chapter 4, PCI Host Register Description, provides a bit level description of the host interface registers.
- Chapter 5, **Specifications**, provides the electrical and physical specifications for the LSISAS1068.

- Appendix A, Register Summary, provides a register map for the LSISAS1068.
- Appendix B, Reference Specifications, lists several specifications that may benefit the reader.

Related Publications

LSI Logic Documents

Fusion-MPT[™] Device Management User's Guide, Version 2.0, DB15-000186-02

LSI Logic World Wide Web Home Page

www.lsilogic.com

ANSI

11 West 42nd Street New York, NY 10036 (212) 642-4900

InterNational Committee on Information Technology Standards (INCITS) T10 Technical Committee http://www.t10.org

Global Engineering Documents

15 Inverness Way East Englewood, CO 80112 (800) 854-7179 or (303) 397-7956 (outside U.S.) FAX (303) 397-2740

PCI Special Interest Group

2575 N. E. Katherine Hillsboro, OR 97214 (800) 433-5177; (503) 693-6232 (International); FAX (503) 693-8344

Serial ATA Working Group

http://www.serialata.org Email: info@serialata.org

Philips I²C Bus Specification

http://www.semiconductors.philips.com

SFF-8485 Serial GPIO Bus Specification

http://www.sffcommittee.org

Conventions Used in This Manual

The word *assert* means to drive a signal true or active. The word *deassert* means to drive a signal false or inactive. Signals that are active LOW end with a "/."

Hexadecimal numbers are indicated by the prefix "0x" —for example, 0x32CF. Binary numbers are indicated by the prefix "0b" —for example, 0b0011.0010.1100.1111.

Revision History

Revision	Date	Remarks
Advance Version 0.2	7/2004	Initial release of document.
Advance Version 0.3	7/2004	Pin AC6 changed in Figure 5.4.
Version 1.0	1/2005	Preliminary Release. Modified text regarding IM and IS drive sup- port (page 1-4); identified throughout the Manual that the LSISAS1068 PCI interface is not tolerant of 5V PCI; corrected typo on page 3-2 regarding 636 Ball Grid Array; changed accu- racy requirement for Reference Clock signal to +/- 50ppm (Table 3.9); corrected typo in Mode Select bus description (Table 3.13) to "0b000000"; corrected two typos in value of Subsystem ID reg- ister to 0x9000 (pages 4-13 and 4-14); added statement "The LSISAS1068 sets this register to 0x0A" to Maximum Latency register description (page 4-17); updated Write I/O Key descrip- tion (page 4-34) to include an additional write of "0x00FF" at beginning of sequence; updated Operating Conditions (Table 5-2); provided GigaBlaze [®] characteristics (Tables 5.3 to 5.5); provided External Memory Timing Diagrams (Section 5.3). Various addi- tional editorial changes throughout document.
Version 2.0	2/2005	Final Release. Added references to Philips I ² C and SFF-8485 Serial GPIO bus specifications on page iv. Clarified support for SAS and SATA features in Section 1.1. Changed description of MAD[29] in Table 3.16 to "Reserved". Changed ESD specification in Table 5.2 from TBD to 2000 V.
Version 2.1	10/2005	Final Release. Updated the External Memory Timing Diagrams and clarified NC vs. Reserved pins. Also removed references to Serial EEPROM as this device does not support it.
		Updated the ACTIVE_LED[3:0]/ and FAULT_LED[3:0]/ pinouts.

Contents

Chapter 1	Introduction				
	1.1	Genera	al Description	1-1	
	1.2		s of SAS	1-5	
	1.3	Benefit	s of the Fusion-MPT Architecture	1-5	
	1.4	Benefit	s of PCI-X	1-6	
	1.5	Benefit	s of GigaBlaze Transceivers	1-7	
	1.6	Summa	ary of LSISAS1068 Features	1-8	
		1.6.1	SAS Features	1-8	
		1.6.2	SATA Features	1-8	
		1.6.3	PCI Performance	1-9	
		1.6.4	Integration	1-10	
		1.6.5	Usability	1-10	
		1.6.6	Flexibility	1-10	
		1.6.7	Reliability	1-11	
		1.6.8	Testability	1-11	
Chapter 2	Functional Description				
-	2.1	Block I	Diagram Description	2-2	
		2.1.1	Host Interface Module Description	2-4	
		2.1.2	Quad Port	2-6	
		2.1.3	Context RAM	2-8	
	2.2	Fusion	-MPT Architecture Overview	2-8	
	2.3	PCI Fu	inctional Description	2-9	
		2.3.1	PCI Addressing	2-9	
		2.3.2	PCI Commands and Functions	2-11	
		2.3.3	PCI Arbitration	2-16	
		2.3.4	PCI Cache Mode	2-16	
		2.3.5	PCI Interrupts	2-16	
		2.3.6	Power Management	2-17	

	2.4	SAS Function	al Description	2-17	
	2.5	External Mem	nory Interface	2-20	
		2.5.1 Men	nory Requirements	2-20	
		2.5.2 Flas	h ROM Controller	2-21	
		2.5.3 NVS	SRAM Controller	2-23	
	2.6	Zero Channel	RAID	2-24	
	2.7	Universal Asy	nchronous Receiver/Transmitter (UART)	2-25	
	2.8	Multi-ICE Tes	t Interface	2-26	
Chapter 3	Signal Description				
	3.1	Signal Organi	zation	3-1	
	3.2	PCI Signals		3-4	
		3.2.1 PCI	System Signals	3-4	
		3.2.2 PCI	Address and Data Signals	3-4	
		3.2.3 PCI	Interface Control Signals	3-5	
		3.2.4 PCI	Arbitration Signals	3-5	
		3.2.5 PCI	Error Reporting Signals	3-5	
		3.2.6 PCI	Interrupt Signals	3-6	
	3.3	PCI-Related S	Signals	3-6	
	3.4	CompactPCI	Signals	3-7	
	3.5	SAS Signals		3-7	
	3.6	Memory Inter	face Signals	3-8	
	3.7	Communicatio	on Signals	3-9	
	3.8	SIO Signals		3-10	
	3.9	Configuration	and General Purpose Signals	3-11	
	3.10	JTAG and Tes	st Signals	3-12	
	3.11	Power Signal	3	3-13	
	3.12	Power-On Se	nse Pins Description	3-15	
	3.13	Internal Pull-L	Jps and Pull-Downs	3-18	
Chapter 4	PCI Host Register Description				
	4.1	PCI Configura	ation Space Register Description	4-1	
	4.2	PCI I/O Spac	e and Memory Space Register Description	4-31	
Chapter 5	Specifications				
	5.1	5.1 DC Characteristics 5			
	5.2	AC Character	istics	5-9	

	5.3 External Memory Timing Diagrams5.4 Pinout5.5 Package Drawings	5-11 5-14 5-21		
Appendix A	Register Summary			
Appendix B	Reference Specifications			
	Index			
	Customer Feedback			

Figures

1.1	LSISAS1068 Direct-Connect Example Application	1-3
1.2	LSISAS1068 Controller and LSISASx12 Expander	
	Example Application	1-3
2.1	LSISAS1068 Controller Block Diagram	2-3
2.2	Transceivers within a Phy	2-18
2.3	Narrow and Wide Links	2-19
2.4	SSP, STP, and SMP Protocol Usage	2-20
2.5	Flash ROM Block Diagram	2-22
2.6	NVSRAM Block Diagram	2-24
2.7	ZCR Circuit Diagram for the LSISAS1068	2-25
3.1	LSISAS1068 Functional Signal Grouping	3-3
5.1	External Clock	5-9
5.2	Reset Input	5-10
5.3	Interrupt Output	5-10
5.4	Flash Write	5-11
5.5	Flash Read	5-12
5.6	NV Read	5-12
5.7	NV Write	5-13
5.8	LSISAS1068 636 EPBGA-T Diagram (Top View)	5-20
5.9	JZ02-000015-00 (5Y) Mechanical Drawing (Sheet 1 of 3)	5-22

Tables

2.1	PCI/PCI-X Bus Commands and Encodings	2-11
2.2	Flash ROM Signature Value	2-23
2.3	ARM Multi-ICE Header Pinout	2-26
3.1	PCI System Signals	3-4
3.2	PCI Address and Data Signals	3-4
3.3	PCI Interface Control Signals	3-5
3.4	PCI Arbitration Signals	3-5
3.5	PCI Error Reporting Signals	3-5
3.6	PCI Interrupt Signals	3-6
3.7	PCI-Related Signals	3-6
3.8	CompactPCI Signals	3-7
3.9	SAS Interface Signals	3-7
3.10	Memory Interface Signals	3-8
3.11	UART and I ² C Signals	3-9
3.12	SIO Signals	3-10
3.13	Configuration and General Purpose Signals	3-11
3.14	Test and JTAG Signals	3-12
3.15	Power and Ground Signals	3-13
3.16	Power-On Sense Pin Definitions	3-16
3.17	Pull-Up and Pull-Down Conditions	3-18
4.1	LSISAS1068 PCI Configuration Space Address Map	4-2
4.2	Multiple Message Enable Field Bit Encoding	4-21
4.3	BIR Field Definitions	4-25
4.4	Maximum Outstanding Split Transactions	4-27
4.5	Maximum Memory Read Count	4-28
4.6	PCI I/O Space Address Map	4-31
4.7	PCI Memory [0] Address Map	4-32
4.8	PCI Memory [1] Address Map	4-32
4.9	Interrupt Signal Routing	4-38
5.1	Absolute Maximum Stress Ratings	5-2
5.2	Operating Conditions	5-2
5.3	GigaBlaze Transmitter Voltage Characteristics—TX[7:0]	5-3
5.4	GigaBlaze Receiver Voltage Characteristics—RX[7:0]	5-3
5.5	GigaBlaze Transceiver Rise/Fall Characteristics—TX[7:0],	
	RX[7:0]	5-3
5.6	PCI-X Input Signals—CLK, RST/, GNT/, IDSEL,	
	ALT GNT/, CPCI64 EN/	5-4

5.7	PCI-X Output Signals—REQ/, INTA/, ALT_INTA/	5-4
5.8	PCI-X Bidirectional Signals—AD[63:0], C_BE[7:0]/,	
	CPCI_ENUM/, PAR, PAR64, ACK64/, REQ64/, FRAME/,	
	IRDY/, TRDY/, DEVSEL/, STOP/, PERR/, SERR/	5-4
5.9	Inputs—ZCR_EN/, CPCI_EN/, TN/, UART_RX	5-4
5.10	Inputs—CPCI_SWITCH, MODE[5:0], SCAN_ENABLE,	
	SCAN_MODE, FSEL_A	5-5
5.11	Schmitt Trigger Inputs—TST_RST/, TCK, TRST/, TDI,	
	TMS, TCK_ICE, TRST_ICE/, TDI_ICE, TMS_ICE	5-5
5.12	Schmitt Trigger Inputs—REFCLK_B, SIO_DIN_A,	
	SIO_DIN_B	5-5
5.13	10 mA, 3-State Outputs—CPCI_LED/, HB_LED/	5-5
5.14	5 mA, 3-State Outputs—TDO, TDO_ICE, RTCK_ICE,	
	SIO_CLK_A, SIO_CLK_B, SIO_DOUT_A, SIO_DOUT_B,	
	SIO_END_A, SIO_END_B	5-6
5.15	8 mA Outputs—MCLK, ADSC/, ADV/, BWE[3:0]/,	
	MWE[1:0]/, MOE[1:0]/, PBSRAM_CS/, FLASH_CS/,	
	NVSRAM_CS/	5-6
5.16	5 mA Outputs—UART_TX	5-6
5.17	4 mA Outputs—PROCMON	5-6
5.18	8 mA Bidirectional Signals—MAD[31:0]	5-7
5.19	8 mA Bidirectional Signals—MADP[3:0]	5-7
5.20	5 mA Bidirectional Signals—SERIAL_CLK,	
	SERIAL_DATA, ISTWI_CLK, ISTWI_DATA, GPIO[3:0],	
	FAULT_LED[7:0]/, ACTIVE_LED[7:0]/	5-7
5.21	PECL Buffer Signals—REFCLK_P, REFCLK_N	5-8
5.22	Capacitance	5-8
5.23	External Clock	5-9
5.24	Reset Input	5-10
5.25	Interrupt Output	5-10
5.26	Flash Write Timing Parameters	5-11
5.27	Flash Read Timing Parameters	5-11
5.28	NVRAM Read Timing Parameters	5-12
5.29	NVRAM Write Timing Parameters	5-13
5.30	Listing by Signal Name	5-14
5.31	Listing by Pin Number	5-17
A.1	LSISAS1068 PCI Configuration Space Registers	A-1
A.2	LSISAS1068 PCI I/O Space Registers	A-3
A.3	LSISAS1068 PCI Memory [0] Space Registers	A-4
B.1	Reference Specifications	B-1

Chapter 1 Introduction

The LSISAS1068 is an eight-port, 3.0 Gbit/s SAS/SATA controller that is compliant with the Fusion-MPTTM architecture, provides a PCI-X interface, and supports the Integrated RAIDTM solution. This chapter contains the following sections:

- Section 1.1, "General Description"
- Section 1.2, "Benefits of SAS"
- Section 1.3, "Benefits of the Fusion-MPT Architecture"
- Section 1.4, "Benefits of PCI-X"
- Section 1.5, "Benefits of GigaBlaze Transceivers"
- Section 1.6, "Summary of LSISAS1068 Features"

1.1 General Description

The LSISAS1068 controller brings 3.0 Gbit/s Serial Attached SCSI (SAS) performance to host adapter, workstation, and server designs, making it easy to add a SAS interface to any PCI or PCI-X¹ system. The LSISAS1068 integrates eight high-performance SAS/SATA phys and a 64-bit, 133 MHz PCI-X bus master DMA core. Each of the eight phys on the LSISAS1068 is capable of 3.0 Gbit/s and 1.5 Gbit/s SAS link rates, and 3.0 Gbit/s and 1.5 Gbit/s SATA link rates. The LSISAS1068 supports the SAS protocol as described in the Serial Attached SCSI Standard, version 1.0, as well as SAS 1.1 features, such as support for the BROADCAST (SES) primitive and support for SATA protocol defined by the

^{1.} In some instances, this manual references PCI-X explicitly. References to the PCI bus may be inclusive of both the PCI specification and PCI-X addendum, or may only refer to the PCI bus depending on the operating mode of the device.

Serial ATA specification, version 1.0a. SATA II is an extension to SATA 1.0a. LSI Logic SAS/SATA controllers also support the following SATA II features:

- 3 Gbit/s SATA
- Staggered spin-up
- Hot Plug
- Native Command Queuing
- Activity and fault indicators per phy
- Port Selector (for dual-port drives)

Supporting both the SAS and SATA interfaces, the LSISAS1068 is a versatile controller that provides the backbone of both server and highend workstation environments. LSI Logic produces the LSISAS1068 using the Gflx[™] process technology.

Each port on the LSISAS1068 supports SAS and SATA devices using the SAS Serial SCSI Protocol (SSP), Serial Management Protocol (SMP), Serial Tunneling Protocol (STP), and SATA. The SSP protocol enables communication with other SAS devices. SATA enables the LSISAS1068 to communicate with other SATA devices. The SMP protocol communicates topology management information directly with an attached SAS expander device, such as the LSISAS1068 to communicate with a SATA device through an attached expander.

The LSISAS1068 supports a 133 MHz, 64-bit PCI-X bus. With the exception that the PCI interface is not tolerant of 5 V PCI, the interface is backward compatible with previous revisions of the PCI/PCI-X bus. The LSISAS1068 supports PCI-X split completion cycles and 32-bit or 64-bit data bursts with variable burst length. The LSISAS1068 supports the PCI-X Addendum to the Peripheral Components Interface Specification, Revision 2.0, and the Peripheral Components Interface Specification, Revision 3.0.

Figure 1.1 shows a direct-connect configuration. Figure 1.2 provides an example of the LSISAS1068 configured with an LSISASx12 expander.





Figure 1.1 LSISAS1068 Direct-Connect Example Application





The LSISAS1068 employs an ARM966 processor to meet the data transfer flexibility requirements of the host interface PCI-X specifications.

The LSISAS1068 is based on the Fusion-MPT (Message Passing Technology) architecture, which features a performance based message passing protocol that off loads the host CPU by completely managing all I/Os and minimizes system bus overhead by coalescing interrupts. The Fusion-MPT architecture requires only a thin, easy to develop device drivers that is independent of the I/O bus. LSI Logic provides these device drivers.

The LSISAS1068 supports a 32-bit external memory bus. The external memory controller block provides an interface for flash ROM, NVSRAM, and PBSRAM devices. Most configurations use a flash ROM to store firmware, configuration information, and persistent data information.

The LSISAS1068 supports the Integrated RAID solution, which is a highly integrated, low cost RAID implementation. It is designed for systems requiring redundancy and high availability, but not needing a full-featured RAID implementation. The Integrated RAID solution includes Integrated Mirroring[™] (IM) technology and Integrated Striping[™] (IS) technology. IM provides physical mirroring of two physical drives. IM requires an NVSRAM to support write journaling. IS enables data striping across up to eight physical drives. The Integrated RAID solution is OS independent, easy to install and configure, supports up to eight drives at RAID Level 0, and does not require a special driver. The runtime operation of the Integrated RAID solution is transparent to the operating system. A single firmware build supports all Integrated RAID capabilities. The LSISAS1068 also provides Zero Channel RAID (ZCR) support.

The IR firmware requires a configuration mechanism, which enables configuration of the mirroring attributes during initial setup or reconfiguration after hardware failures or changes in the system environment. Use the LSI Logic BIOS Configuration Utility or the IM DOS Configuration Utility to configure the IR firmware attributes. Host based status software monitors the state of the mirrored drives and reports error conditions as they arise.

1.2 Benefits of SAS

SAS is a serial, point-to-point, enterprise-level device interface that leverages the proven SCSI protocol set. SAS is a convergence of the advantages of SATA, SCSI, and FC, and is the future mainstay of the enterprise and high-end workstation storage markets. SAS offers a higher bandwidth per pin than parallel SCSI, and improves signal and data integrity.

The SAS interface uses the proven SCSI command set to ensure reliable data transfers, while providing the connectivity and flexibility of point-topoint serial data transfers. The serial transmission of SCSI commands eliminates clock skew challenges. The SAS interface provides improved performance, simplified cabling, smaller connectors, lower pin count, and lower power requirements when compared to parallel SCSI.

SAS controllers leverage a common electrical and physical connection interface that is compatible with Serial ATA technology. The SAS and SATA protocols use a thin, 7-wire connector instead of the 68-wire SCSI cable or 26-wire ATA cable. The SAS/SATA connector and cable are easier to manipulate, allow connections to smaller devices, and do not inhibit airflow. The point-to-point SATA architecture eliminates inherent difficulties created by the legacy ATA master-slave architecture, while maintaining compatibility with existing ATA firmware.

The LSISAS1068 can function as an SSP initiator, an SSP target, an SMP initiator, an STP initiator, or a SATA initiator. The LSISAS1068 uses SSP to communicate with other SAS devices, and uses SMP to communicate topology management information with other SAS devices. STP communicates with SATA devices by tunneling through SAS expanders directly to the SATA device or by using the SATA protocol to communicate directly with the SATA device.

1.3 Benefits of the Fusion-MPT Architecture

The Fusion-MPT architecture provides an open architecture that is ideal for SAS, SATA, SCSI, Fibre Channel, and other emerging interfaces. The I/O interface is interchangeable at the system and application level; embedded software uses the same device interface for different bus implementations, just as application software uses the same storage management interfaces for different bus implementations. LSI Logic provides Fusion-MPT device drivers that are binary compatible between SAS, SATA, Fibre Channel, and Ultra320 SCSI interfaces.

The Fusion-MPT architecture improves overall system performance by requiring only a thin device driver, which off loads the intensive work of managing I/Os from the system processor to the LSISAS1068. The use of thin, easy to develop, common OS device drivers accelerates time to market by reducing device driver development and certification times.

The Fusion-MPT architecture provides an interrupt coalescing feature. Interrupt coalescing allows an I/O controller to send multiple reply messages in a single interrupt to the host processor. Sending multiple reply messages per interrupt reduces context switching of the host processor and maximizes the host processor efficiency, which results in a significant improvement of system performance. To use the interrupt coalescing feature, the host processor must be able to accept and manage multiple replies per interrupt.

The Fusion-MPT architecture also provides built-in device driver stability since the device driver need not change for each revision of the LSISAS1068 silicon or firmware. This architecture is a reliable, constant interface between the host device driver and the LSISAS1068. Changes within the LSISAS1068 are transparent to the host device driver, operating system, and user. The Fusion-MPT architecture also saves the user significant development and maintenance effort since it is not necessary to alter or redevelop the device driver when a revision of the LSISAS1068 device or firmware occurs.

1.4 Benefits of PCI-X

PCI-X doubles the maximum clock frequency of the conventional PCI bus. The *PCI-X Addendum to the PCI Local Bus Specification, Revision 2.0*, defines enhancements to the proven *PCI Local Bus Specification, Revision 3.0.* PCI-X provides more efficient data transfers by enabling registered inputs and outputs, improves buffer management by including transaction information with each data transfer, and reduces bus overhead by restricting the use of wait states and disconnects. PCI-X

also reduces host processor overhead by providing a wide range of error recovery implementations.

The LSISAS1068 supports up to a 133 MHz, 64-bit PCI-X bus and is backwards compatible with previous versions of the PCI/PCI-X specification. Per the PCI-X addendum, the LSISAS1068 includes transaction information with all PCI-X transactions to enable more efficient buffer management schemes. Each PCI-X transaction contains a transaction sequence identifier (Tag), the identity of the initiator, and the number of bytes in the sequence. The LSISAS1068 clocks PCI-X data directly into and out of registers, which creates a more efficient data path. The LSISAS1068 increases bus efficiency since it does not insert wait states after the initial data phase when acting as a PCI-X target and never inserts wait states when acting as a PCI-X initiator.

1.5 Benefits of GigaBlaze Transceivers

The GigaBlaze transceivers provide the physical layer for the LSISAS1068 controller and are a proven component of LSI Logic semiconductor expertise. The Gflx GigaBlaze transceivers are the fifth generation of the LSI Logic GigaBlaze core. The GigaBlaze transceivers provide full-duplex, point-to-point communications channels that can operate at 3.0/1.5 Gbit/s SAS/SATA transfer rates.

The integrated GigaBlaze transceivers perform the 8b/10b conversion that is necessary for SAS and SATA transfers, without burdening either the LSISAS1068 ARM[®] processor or the host interface. The transmitter accepts parallel data, serializes it, and transmits it on the differential TX+/TX- signals. The receiver recovers the clock and deserializes the data from the bitstream that it receives on the RX+/RX- signals. Because the transceiver and receiver operate independently, the GigaBlaze transceivers can send and receive data simultaneously, which maximizes system performance. The GigaBlaze transceivers also provide integrated internal termination.

1.6 Summary of LSISAS1068 Features

This section provides a summary of the LSISAS1068 features and benefits. It contains information on SAS Features, SATA Features, PCI Performance, Integration, Usability, Flexibility, Reliability, and Testability.

1.6.1 SAS Features

This section describes the SAS features.

- Provides 8 fully independent phys
- Each phy supports 3.0 Gbit/s and 1.5 Gbit/s SAS data transfers
- Supports SSP to enable communication with other SAS devices
- Supports SMP to communicate topology management information
- Provides a serial, point-to-point, enterprise-level storage interface
- Simplifies cabling between devices
- Provides a scalable interface that supports up to 128 devices through multiple expanders
- Supports wide ports consisting of 2, 3, or 4 phys within a single quad port
- Supports narrow ports consisting of a single phy
- Transfers data using SCSI information units

1.6.2 SATA Features

This section describes the SATA features.

- Supports SATA data transfers of 3.0 Gbits/s and 1.5 Gbits/s
- Supports STP data transfers of 3.0 Gbits/s and 1.5 Gbits/s
- Provides a serial, point-to-point storage interface
- Simplifies cabling between devices
- Eliminates the Master-Slave construction used in parallel ATA
- Allows addressing of multiple SATA targets through an expander
- Allows multiple initiators to address a single target (in a fail-over configuration) through an expander

1.6.3 PCI Performance

This section describes the PCI features:

- 133 MHz, 64-bit PCI/PCI-X interface that:
 - Operates up to 133 MHz PCI-X
 - Operates at 33 MHz or 66 MHz PCI
 - Supports 32-bit or 64-bit data transfers
 - Supports 32-bit or 64-bit addressing through Dual Address Cycles (DAC)
 - Provides a theoretical 1066 Mbyte/s PCI bandwidth
 - Supports 3.3 V PCI, and is not 5 V PCI tolerant
 - Complies with the PCI Local Bus Specification, Revision 3.0
 - Complies with the PCI-X Addendum to the PCI Local Bus Specification, Revision 2.0
 - Complies with the PCI Power Management Interface Specification, Revision 1.2
 - Complies with the PC2001 Specification
- Provides unequaled performance through the Fusion-MPT architecture
- Provides high throughput and low CPU utilization to off load the host processor
- Uses a dedicated ARM966 processor
- Presents a single electrical load to the PCI Bus
- Reduces Interrupt Service Routine (ISR) overhead with interrupt coalescing
- Supports Message Signaled Interrupts (MSI) and MSI-X
- Supports 32-bit or 64-bit data bursts with variable burst lengths
- Supports the PCI Cache Line Size register
- Supports the PCI Memory Write and Invalidate, Memory Read Line, and Memory Read Multiple commands
- Supports the PCI-X Memory Read Dword, Split Completion, Memory Read Block, Memory Write Block commands

• Supports a maximum of 16 outstanding Split Transactions

1.6.4 Integration

These features make the LSISAS1068 easy to integrate:

- Supports backwards compatibility with previous revisions of the PCI specification, with the exception that the LSISAS1068 does not support 5 V PCI
- Provides a full 32-bit or 64-bit PCI-X DMA bus master
- Reduces time to market with the Fusion-MPT architecture
 - Single driver binary for SAS/SATA, SCSI, and Fibre Channel products
 - One firmware build supports all Integrated RAID capabilities
 - Thin, easy to develop drivers
 - Reduced integration and certification effort

1.6.5 Usability

This section describes the usability features.

- Simplifies cabling with point-to-point, serial architecture
- Smaller, thinner cables do not restrict airflow
- Provides drive spin-up sequencing control
- Provides up to two LED signals for each phy to indicate link activity and faults
- Provides an Inter-IC (I²C) interface for enclosure management

1.6.6 Flexibility

These features increase the flexibility of the LSISAS1068.

- Supports a flash ROM interface, a nonvolatile RAM (NVSRAM) interface, and a pipelined synchronous burst SRAM (PBSRAM) interface
- Offers a flexible programming interface to tune I/O performance
- Allows mixed connections to SAS or SATA targets

- Leverages compatible connectors for SAS and SATA connections
- Allows grouping of up to 4 phys within a single quad port to form a wide port
- Allows programming of the World Wide Name

1.6.7 Reliability

These features enhance the reliability of the LSISAS1068.

- Uses proven GigaBlaze transceivers
- Provides ESD protection
- Provides latch-up protection
- Has a high proportion of power and ground pins
- Integrated RAID solution provides Integrated Mirroring technology and Integrated Striping technology
- Supports Zero Channel RAID

1.6.8 Testability

These features enhance the testability of the LSISAS1068.

- Offers JTAG boundary scan
- Provides a UART interface for debugging
- Offers ARM Multi-ICE[®] technology for debugging the ARM966 processor

Chapter 2 Functional Description

This chapter provides a subsystem level overview of the LSISAS1068, a discussion of the Fusion-MPT architecture, and a functional description of the LSISAS1068 interfaces. This chapter contains the following sections:

- Section 2.1, "Block Diagram Description"
- Section 2.2, "Fusion-MPT Architecture Overview"
- Section 2.3, "PCI Functional Description"
- Section 2.4, "SAS Functional Description"
- Section 2.5, "External Memory Interface"
- Section 2.6, "Zero Channel RAID"
- Section 2.7, "Universal Asynchronous Receiver/Transmitter (UART)"
- Section 2.8, "Multi-ICE Test Interface"

The LSISAS1068 is an eight-port, 3.0 Gbit/s SAS controller that is compliant with the Fusion-MPT architecture, provides a PCI-X interface, and supports the Integrated RAID solution. The LSISAS1068 supports revision 3.0 of the *PCI Local Bus Specification*, revision 2.0 of the *PCI-X Addendum to the PCI Local Bus Specification*, revision 1.0 of the ANSI *Serial Attached SCSI* standard, and revision 1.0a of the *Serial ATA* standard.

The LSISAS1068 employs the LSI Logic Fusion-MPT architecture to ensure robust system performance, to provide binary compatibility of host software between the LSI Logic SAS/SATA, SCSI, and Fibre Channel products, and to significantly reduce software development time. Refer to the *Fusion-MPT Device Management User's Guide* for more information on the Fusion-MPT architecture.

2.1 Block Diagram Description

The LSISAS1068 consists of three major modules and a context RAM. The three major modules are the host interface module and the two Quad Port modules. The modules consist of the following components:

- Host Interface Module
 - PCI/PCI-X Interface
 - System Interface
 - IOP (ARM966 processor)
 - PCI Timer and Configuration
 - Timer and Configuration
 - DMA Arbiter
 - External Memory Interface
 - l²C
 - SIO A and SIO B
 - UART
- Quad Port Modules
 - Queue Manager
 - SATA Engine
 - Four Transport Modules
 - Port Layer Connection Management and Switch
 - Four SAS Links and four SAS phys
- Context RAM

Figure 2.1 illustrates the relationship between these modules. The following sections describe each submodule.




Figure 2.1 LSISAS1068 Controller Block Diagram

2.1.1 Host Interface Module Description

The host interface module provides an interface between the host driver and the Quad Port modules. The host interface module controls system DMA transfers and the host side of the LSI Logic Fusion-MPT architecture. The host interface module contains the PCI/PCI-X interface, system interface, PCI timer and configuration, DMA arbiter, IOP, I²C, TimerConfig, UART, SIO, and external memory blocks. This section provides a detailed explanation of the host interface submodules.

2.1.1.1 PCI/PCI-X Interface

The LSISAS1068 provides a PCI-X interface that supports up to a 64-bit, 133 MHz PCI-X bus. The interface is backward compatible with previous implementations of the PCI specification, with the exception that the LSISAS1068 does not support 5 V PCI. For more information on the PCI interface, refer to Section 2.3, "PCI Functional Description".

2.1.1.2 System Interface

In combination with the IOP, the system interface supports the Fusion-MPT architecture. The system interface efficiently passes messages between the LSISAS1068 and the host using a high-performance, packetized mailbox architecture. The LSISAS1068 system interface coalesces PCI interrupts to minimize traffic on the PCI bus and maximize system performance. The system interface contains five hardware FIFOs for the message queuing lists: Request Free FIFO, Request Post FIFO, Reply Free FIFO, Reply Post FIFO, and High Priority Request FIFO. The LSISAS1068 contains control logic for the FIFOs, while the messages are stored in the context RAM or in external memory.

All host accesses to the IOP, external memory, and timer and configuration subsystems pass through the system interface and use the primary bus. The host system initiates data transactions on the primary bus with the system interface registers. PCI Memory Space [0] and the PCI I/O Base Address registers identify the location of the system interface register set. Chapter 4, "PCI Host Register Description", provides a bit level description of the system interface register set.

2.1.1.3 IOP

The LSISAS1068 I/O processor controls the system interface and manages the host side of the Fusion-MPT architecture without host processor intervention, which frees the host processor for other tasks. The LSISAS1068 I/O processor (IOP) is a 32-bit ARM966 RISC processor that provides instruction and data requests to streamline operations and increase performance.

2.1.1.4 PCI Timer and Configuration

This PCI Timer and Configuration module supports the PCI configuration register space, an industry-standard and a power-on reset (POR).

2.1.1.5 Timer and Configuration

This block supports the LSISAS1068 LED and GPIO interfaces. There are a total of 17 LED signals on the LSISAS1068. Each of the eight phys has an LED signal to indicate activity on the link and an LED signal to indicate an error on the link. The GPIO interface contains four independent GPIO signals. This block provides a firmware heartbeat LED. All LED signals (except the HB_LED/ signal) can also be configured as GPIO signals. This block also supports internal timing adjustments and power-on sense configuration options.

2.1.1.6 DMA Arbiter

The LSISAS1068 provides the ability to transfer system memory blocks to and from local memory through the descriptor-based DMA arbiter and router.

2.1.1.7 External Memory

The external memory controller block provides an interface for flash ROM, NVSRAM, and PBSRAM devices. The external memory bus provides a 32-bit memory bus, parity checking, and chip select signals for PBSRAM, NVSRAM, and flash ROM.

Typical system configurations require a flash ROM to store firmware, configuration information, and persistent data information.

2.1.1.8 Inter-IC (I²C) Interface

The LSISAS1068 contains an Inter-IC (I²C) interface that communicates with peripherals. This interface is also referred to as an industry standard 2-wire interface (ISTWI). The I²C block operates as either a master or a slave on the bus and sustains data rates up to 400 Kbits/s. The I²C block accomplishes byte-wise bidirectional data transfers by using either an interrupt or a polling handshake at the completion of each byte. The style and operation of this interface closely follows the defacto standard for a two-wire serial interface chip. The I²C block controls all bus timing and performs bus-specific sequences.

2.1.1.9 SIO A and SIO B Interface

The SIO interface enables the user to control LED pattern generation, device information, and general purpose data. There is one SIO module for each Quad Port module. SIO A controls of the LEDs in Quad Port Module 0. SIO B controls the LEDs in Quad Port Module 1.

The SIO_DOUT signals transmit output data and SIO_IN signals receive data. The SIO module generates a pulse on the SIO_END signal when transmitting the last valid data bit. The SIO interface is compliant to the SFF-8485 Serial GPIO (SGPIO) Bus specification.

2.1.1.10 UART

The UART provides test and debug access to the LSISAS1068.

2.1.2 Quad Port

The Quad Port modules in the LSISAS1068 implement the SSP, SMP, and STP/SATA protocols, and manage the eight SAS/SATA phys. Each Quad Port module supports four SAS/SATA phys. The following subsections describe the Quad Port modules. Refer to Section 2.4, "SAS Functional Description," for an operational description of the LSISAS1068 SAS ports.

2.1.2.1 Transport Module

The transport modules transmit frames to and from the port layer and implement the STP, SSP, and SMP protocols. Each Quad Port module

contains four instances of the transport module, one for each SAS/SATA phy on the LSISAS1068.

2.1.2.2 Queue Manager

The queue manager is responsible for managing various queue structures that support the SSP, SMP, and STP protocols. The queue structures are the primary means for the IOP to initiate I/Os to the hardware, and for the hardware to notify the IOP of I/O status.

2.1.2.3 SATA Engine

The SATA engine provides information to the transport modules to enable handling of SATA commands. The SATA engine tracks queued commands per device and provides these tags to the SATA transport layer blocks.

2.1.2.4 Port Layer Connection Manager and Switch

The port layer connection monitor and switch manages transmission requests from the transport modules and originates connection requests to the SAS links. It is also responsible for handling SAS wide port configurations.

2.1.2.5 SAS Link and Phy

The LSISAS1068 uses the Gflx GigaBlaze transceivers to implement the SAS link. The SAS link layer manages SAS connections between initiator and target ports, data clocking, and CRC checking on received data. The SAS link is also responsible for starting a link reset sequence.

The SAS phys interface to the physical layer, perform serial-to-parallel conversion of received data and parallel-to-serial conversion of transmit data, manage phy reset sequences, and perform 8b/10b encoding.

2.1.2.6 Quad Port DMA Arbiter

The quad port arbiter interfaces with the host interface DMA arbiter and determines bus priority between each of the four ports for DMA transfers.

2.1.3 Context RAM

The context RAM is a memory that is shared between the host interface module and the quad port modules. The context RAM contains the message frames, the FIFOs, and a portion of the firmware.

2.2 Fusion-MPT Architecture Overview

The Fusion-MPT architecture provides two I/O methods for the host system to communicate with the IOP: the system interface doorbell and the message queues.

The system interface doorbell is a simple message passing mechanism that allows the PCI host system and IOP to exchange single 32-bit Dword messages. When the host system writes to the doorbell, the LSISAS1068 hardware generates a maskable interrupt to the IOP, which can then read the doorbell value and take the appropriate action. When the IOP writes a value to the doorbell, the LSISAS1068 hardware generates a maskable interrupt to the host system. The host system can then read the doorbell value and take the appropriate action.

There are two, 32-bit message queues: the request message queue and the reply message queue. The host uses the request queue to request an action by the LSISAS1068, and the LSISAS1068 uses the reply queue to return status information to the host. The request message queue consists of the request post FIFO. The reply message queue consists of both the reply post FIFO and the reply free FIFO. The context RAM contains the message queues. The Fusion-MPT architecture also provides a High Priority Request FIFO to provide high priority request free messages to the host on reads and to accept high priority request post messages from the host on writes.

Communication using the message queues occurs through request messages and reply messages. Request message frame descriptors are pointers to the request message frames and are passed through the request post FIFO. The request message frame data structure is up to 128 bytes in length and includes a message header and a payload. The header uniquely identifies the message. The payload contains information that is specific to the request. Reply message frame descriptors have one of two formats and are passed through the reply post FIFO. When indicating the successful completion of a SCSI I/O, the IOP writes the reply message frame descriptor using the Context Reply format, which is a message context. If a SCSI I/O does not complete successfully, the IOP uses the Address Reply format. In this case, the IOP pops a reply message frame from the reply free FIFO, generates a reply message describing the error, writes the reply message to system memory, and writes the address of the reply message frame to the reply post FIFO. The host can then read the reply message and take the appropriate action.

The doorbell mechanism provides both a communication path that interrupts the host system device driver and an alternative communication path to the message queues. Since data transport through the system doorbell occurs a single Dword at a time, use the LSISAS1068 message queues for normal operation and data transport.

2.3 PCI Functional Description

The host PCI interface complies with the *PCI Local Bus Specification, Version 3.0* and the *PCI-X Addendum to the PCI Local Bus Specification, Revision 2.0.* The LSISAS1068 supports a 133 MHz, 64-bit PCI-X bus. The LSISAS1068 provides support for 64-bit addressing with Dual Address Cycle (DAC). The LSISAS1068 does not support 5 V PCI signaling.

2.3.1 PCI Addressing

The three physical address spaces the PCI specification defines are:

- PCI Configuration Space
- PCI I/O Space for operating registers
- PCI Memory Space for operating registers

The following sections describe the PCI address spaces.

2.3.1.1 PCI Configuration Space

The PCI Configuration Space is a contiguous 256 x 8-bit set of addresses. The system BIOS initializes the configuration registers using PCI configuration cycles. The LSISAS1068 decodes C_BE[3:0]/ to

determine if a PCI cycle intends to access the configuration register space. The IDSEL signal behaves as a chip select signal that enables access to the configuration register space only. The LSISAS1068 ignores configuration read/write cycles when IDSEL is not asserted.

Bits AD[10:8] address the PCI Function Configuration Space (AD[10:8] = 0b000). The LSISAS1068 does not respond to any other encodings of AD[10:8]. Bits AD[7:2] select one of the 64 Dword registers in the device's PCI Configuration Space. Bits AD[1:0] determine if the configuration command is a Type 0 Configuration Command (AD[1:0] = 0b00) or a Type 1 Configuration Command (AD[1:0] = 0b01). Since the LSISAS1068 is not a PCI Bridge device, all PCI Configuration Commands designated for the LSISAS1068 must be Type 0. C_BE[3:0]/ address the individual bytes within each Dword and determine the type of access to perform.

2.3.1.2 PCI I/O Space

The PCI specification defines I/O Space as a contiguous 32-bit I/O address that all system resources share, including the LSISAS1068. The I/O Base Address register determines the 256-byte PCI I/O area that the PCI device occupies.

2.3.1.3 PCI Memory Space

The LSISAS1068 contains two PCI memory spaces: PCI Memory Space [0] and PCI Memory Space [1]. PCI Memory Space [0] supports normal memory accesses while PCI Memory Space [1] supports diagnostic memory accesses. The LSISAS1068 requires 64 Kbytes of memory space.

The PCI specification defines memory space as a contiguous 64-bit memory address that all system resources share. The Memory [0] Low and Memory [0] High registers determine which 64 Kbyte memory area PCI Memory Space [0] occupies. The Memory [1] Low and Memory [1] High registers determine which 64 Kbyte memory area PCI Memory Space [1] occupies.

2.3.2 PCI Commands and Functions

Bus commands indicate to the target the type of transaction the master is requesting. The master encodes the bus commands on the C_BE[3:0]/ lines during the address phase. The PCI bus command encodings appear in Table 2.1.

Table 2.1	PCI/PCI-X Bus Commands and Encodings ¹
-----------	---

C_BE[3:0]/	PCI Command	PCI-X Command	Supports as Master	Supports as Slave
0b0000	Interrupt Acknowledge	Interrupt Acknowledge	No	No
0b0001	Special Cycle	Special Cycle	No	No
0b0010	I/O Read	I/O Read	Yes	Yes
0b0011	I/O Write	I/O Write	Yes	Yes
0b0100	Reserved	Reserved	N/A	N/A
0b0101	Reserved	Reserved	N/A	N/A
0b0110	Memory Read	Memory Read Dword	Yes	Yes
0b0111	Memory Write	Memory Write	Yes	Yes
0b1000	Reserved	Alias to Memory Read Block	PCI: N/A PCI-X: No	PCI: N/A PCI-X: Yes
0b1001	Reserved	Alias to Memory Write Block	PCI: N/A PCI-X: No	PCI: N/A PCI-X: Yes
0b1010	Configuration Read	Configuration Read	No	Yes
0b1011	Configuration Write	Configuration Write	No	Yes
0b1100	Memory Read Multiple	Split Completion	Yes	Yes ²
0b1101	Dual Address Cycle	Dual Address Cycle	Yes	Yes
0b1110	Memory Read Line	Memory Read Block	Yes	Yes ²
0b1111	Memory Write and Invalidate	Memory Write Block	Yes	Yes ³

1. The LSISAS1068 ignores reserved commands as a slave and never generates them as a master.

 When acting as a slave in the PCI mode, the LSISAS1068 supports this command as the PCI Memory Read command.

3. When acting as a slave in the PCI mode, the LSISAS1068 supports this command as the PCI Memory Write command.

The following sections describe how the LSISAS1068 implements these commands.

2.3.2.1 Interrupt Acknowledge Command

The LSISAS1068 ignores this command as a slave and never generates it as a master.

2.3.2.2 Special Cycle Command

The LSISAS1068 ignores this command as a slave and never generates it as a master.

2.3.2.3 I/O Read Command

The I/O Read command reads data from an agent mapped in the I/O address space. When decoding I/O commands, the LSISAS1068 decodes the lower 32 address bits and ignores the upper 32 address bits. The LSISAS1068 supports this command when operating in either the PCI or PCI-X bus mode.

2.3.2.4 I/O Write Command

The I/O Write command writes data to an agent mapped in the I/O address space. When decoding I/O commands, the LSISAS1068 decodes the lower 32 address bits and ignores the upper 32 address bits. The LSISAS1068 supports this command when operating in either the PCI or PCI-X bus mode.

2.3.2.5 Memory Read Command

The LSISAS1068 uses the Memory Read command to read data from an agent mapped in the memory address space. The target can perform an anticipatory read if such a read produces no side effects. The LSISAS1068 supports this command when operating in the PCI bus mode.

2.3.2.6 Memory Read Dword Command

The Memory Read Dword command reads up to a single Dword of data from an agent mapped in the memory address space and can only be initiated as a 32-bit transaction. The target can perform an anticipatory read if such a read produces no side effects. The LSISAS1068 supports this command when operating in the PCI-X bus mode.

2.3.2.7 Memory Write Command

The Memory Write command writes data to an agent mapped in the memory address space. The target assumes responsibility for data coherency when it returns "ready." The LSISAS1068 supports this command when operating in either the PCI or PCI-X bus mode.

2.3.2.8 Alias to Memory Read Block Command

This command is reserved for future implementations of the PCI specification. The LSISAS1068 never generates this command as a master. When a slave, the LSISAS1068 supports this command using the Memory Read Block command.

2.3.2.9 Alias to Memory Write Block Command

This command is reserved for future implementations of the PCI specification. The LSISAS1068 never generates this command as a master. When a slave, the LSISAS1068 supports this command using the Memory Write Block command.

2.3.2.10 Configuration Read Command

The Configuration Read command reads the configuration space of a device. The LSISAS1068 never generates this command as a master, but does respond to it as a slave. A device on the PCI bus selects the LSISAS1068 by asserting its IDSEL signal when AD[1:0] equal 0b00. During the address phase of a configuration cycle, AD[7:2] address one of the 64 Dword registers in the configuration space of each device. C_BE[3:0]/ address the individual bytes within each Dword register and determine the type of access to perform. Bits AD[10:8] address the PCI function Configuration Space (AD[10:8] = 0b000). The LSISAS1068 treats AD[63:11] as logical don't cares.

2.3.2.11 Configuration Write Command

The Configuration Write command writes the configuration space of a device. The LSISAS1068 never generates this command as a master, but does respond to it as a slave. A device on the PCI bus selects the

LSISAS1068 by asserting its IDSEL signal when bits AD[1:0] equal 0b00. During the address phase of a configuration cycle, bits AD[7:2] address one of the 64 Dword registers in the configuration space of each device. C_BE[3:0]/ address the individual bytes within each Dword register and determine the type of access to perform. Bits AD[10:8] decode the PCI function Configuration Space (AD[10:8] = 0b000). The LSISAS1068 treats AD[63:11] as logical don't cares.

2.3.2.12 Memory Read Multiple Command

The Memory Read Multiple command is identical to the Memory Read command, except it additionally indicates that the master intends to fetch multiple cache lines before disconnecting. The LSISAS1068 supports PCI Memory Read Multiple functionality when operating in the PCI mode and determines when to issue a Memory Read Multiple command instead of a Memory Read command.

Burst Size Selection – The Read Multiple command reads multiple cache lines of data during a single bus ownership. The number of cache lines the LSISAS1068 reads is a multiple of the cache line size, which Revision 3.0 of the PCI specification provides. The LSISAS1068 selects the largest multiple of the cache line size based on the amount of data to transfer.

2.3.2.13 Split Completion Command

Split transactions in PCI-X replace the delayed transactions in conventional PCI. The LSISAS1068 supports up to 16 outstanding split transactions when operating in the PCI-X mode. A split transaction consists of at least two separate bus transactions: a split request, which the requester initiates, and one or more split completion commands, which the completer initiates. Revision 2.0 of the PCI-X addendum permits split transaction completion for the Memory Read Block, Alias to Memory Read Block, Memory Read Dword, Interrupt Acknowledge, I/O Read, I/O Write, Configuration Read, and Configuration Write commands. When operating in the PCI-X mode, the LSISAS1068 supports the Split Completion command for all of these commands except the Interrupt Acknowledge command, which the LSISAS1068 neither responds to nor generates.

2.3.2.14 Dual Address Cycles (DAC) Command

The LSISAS1068 performs Dual Address Cycles (DAC), per the *PCI Local Bus Specification, Version 3.0.* The LSISAS1068 supports this command when operating in either the PCI or PCI-X bus mode.

2.3.2.15 Memory Read Line Command

This command is identical to the Memory Read command except it additionally indicates that the master intends to fetch a complete cache line. The LSISAS1068 supports this command when operating in the PCI mode.

2.3.2.16 Memory Read Block Command

The LSISAS1068 uses this command to read from memory. The LSISAS1068 supports this command when operating in the PCI-X mode.

2.3.2.17 Memory Write and Invalidate Command

The Memory Write and Invalidate command is identical to the Memory Write command, except it additionally guarantees a minimum transfer of one complete cache line. The master uses this command when it intends to write all bytes within the addressed cache line in a single PCI transaction unless interrupted by the target. This command requires implementation of the PCI Cache Line Size register. The LSISAS1068 determines when to issue a Write and Invalidate command instead of a Memory Write command and supports this command when operating in the PCI bus mode.

Alignment – The LSISAS1068 uses the calculated line size value to determine if the current address aligns to the cache line size. If the address does not align, the LSISAS1068 bursts data using a noncache command. If the starting address aligns, the LSISAS1068 issues a Memory Write and Invalidate command using the cache line size as the burst size.

Multiple Cache Line Transfers – The Memory Write and Invalidate command can write multiple cache lines of data in a single bus ownership. The LSISAS1068 issues a burst transfer as soon as it reaches a cache line boundary. The PCI Local Bus specification states that the transfer size must be a multiple of the cache line size. The

LSISAS1068 selects the largest multiple of the cache line size based on the transfer size. When the DMA buffer contains less data than the value Cache Line Size register specifies, the LSISAS1068 issues a Memory Write command on the next cache boundary to complete the data transfer.

2.3.2.18 Memory Write Block Command

The LSISAS1068 uses this command to burst data to memory. The LSISAS1068 supports this command when operating in the PCI-X bus mode.

2.3.3 PCI Arbitration

The LSISAS1068 contains an independent bus mastering function. The system interface bus mastering function manages DMA operations as well as the request and reply message frames.

2.3.4 PCI Cache Mode

The LSISAS1068 supports an 8-bit Cache Line Size register. The Cache Line Size register provides the ability to sense and react to nonaligned addresses corresponding to cache line boundaries. The LSISAS1068 determines when to issue a PCI cache command (Memory Read Line, Memory Read Multiple, and Memory Write and Invalidate), or PCI noncache command (Memory Read or Memory Write command).

2.3.5 PCI Interrupts

The LSISAS1068 signals an interrupt to the host processor either using PCI interrupt pins (INTA/ and ALT_INTA/), or Message Signaled Interrupts (MSI and MSI-X). The Interrupt Request Routing Mode bits in the Host Interrupt Mask register configure the routing of each interrupt to either the INTA/ and/or the ALT_INTA/ pin.

MSI is an optional feature that enables a device to signal an interrupt by writing to a specified address. MSI-X is an extension of the MSI that increases the number of available message vectors, allows software aliasing of message vectors, and allows each message vector to use an independent address and data value. If using MSI or MSI-X, the LSISAS1068 does not signal interrupts on INTA/ or ALT_INTA/. Note that enabling MSI or MSI-X to mask PCI interrupts is a violation of the PCI

specification. The LSISAS1068 implements its own MSI and MSI-X register sets. The MSI functionality is managed through the MSI register set, and the MSI-X functionality is managed through the MSI-X register set. The PCI specification prohibits system software from simultaneously enabling MSI and MSI-X.

The Host Interrupt Mask register also prevents the assertion of a PCI interrupt to the host processor by selectively masking reply interrupts and system doorbell interrupts. This register masks both pin-based and MSI-based interrupts.


2.3.6 Power Management

The LSISAS1068 complies with the *PCI Power Management Interface Specification, Revision 1.2,* and the *PC2001 System Design Guide.* The LSISAS1068 supports the D0, D1, D2, D3_{hot}, and D3_{cold} power states. D0 is the maximum power state, and D3 is the minimum power state. Power State D3 is further categorized as D3_{hot} or D3_{cold}. Powering the device off places it in the D3_{cold} Power State.

2.4 SAS Functional Description

The LSISAS1068 provides eight SAS/SATA phys. Each phy can form one side of the physical link in a connection with a phy on a different SAS/SATA device. The physical link contains four wires that form two differential signal pairs. One differential pair transmits signals, while the other differential pair receives signals. Both differential pairs operate simultaneously, and allow concurrent data transmission in both the receive and the transmit directions. Figure 2.2 shows two phys that are attached with a physical link.

Figure 2.2 Transceivers within a Phy




Phys are contained within ports. A port can contain a single phy or can contain multiple phys. A narrow port contains a single phy, while a wide port contains multiple phys. The LSISAS1068 supports wide ports that contain up to four phys. Phys within a single quad port can combine to form a wide port, which contains up to four phys. Since each phy within a wide port can transmit data at 3.0 Gbit/s SAS, increasing the number of phys in a port increases the data transfer rate. Combining four phys on the LSISAS1068 into a wide port enables bandwidths of up to 12.0 Gbits/s.


A link between two narrow ports is a narrow link. A link between two wide ports is a wide link. Figure 2.3 illustrates a narrow link and a wide link. The wide link contains three phys in each port.

Figure 2.3 Narrow and Wide Links

a. Narrow Link Containing One Phy in each Port



b. Wide Link Containing Three Phys in each Port



Each phy on the LSISAS1068 can function as an SSP Initiator, an SSP target, an SMP initiator, an STP initiator, or a SATA Initiator. A phy can function in only one role during a connection, but function in different roles during different connections. The LSISAS1068 uses SSP to communicate with other SAS devices, and uses SMP to communicate management information with other SAS devices. STP communicates with SATA devices in a SAS domain by tunneling through SAS expanders to the SATA device. The LSISAS1068 can also use SATA to communicate with other SATA devices. Figure 2.4 illustrates the uses of the SSP, STP, and SMP protocols.




Figure 2.4 SSP, STP, and SMP Protocol Usage

2.5 External Memory Interface

The external memory control block provides a direct slave interface between the internal primary AHB bus and an external 32-bit memory interface. This interface is for accessing external flash ROM and NVSRAM devices. Because the LSISAS1068 uses a 32-bit multiplexed address/data bus, designs using the LSISAS1068 do not require latches or CPLD devices to construct memory addresses.

2.5.1 Memory Requirements

The memory requirements for the LSISAS1068 depend on the board design and application. Several board design possibilities and their respective memory requirements are presented as follows.

- System board implementation
 - If the system uses the firmware download boot procedure, then the LSISAS1068 may require a PBSRAM depending on system implementation.
 - If the system does not use the firmware download boot procedure, then the LSISAS1068 requires only a flash ROM.
- Host Bus Adapter (HBA) implementation
 - The LSISAS1068 requires only a flash ROM.
- Intelligent IOP implementation

- The LSISAS1068 has no memory requirements in this configuration, assuming that the intelligent IOP can download the firmware image to the LSISAS1068 and store the persistent data.
- Integrated RAID implementation
 - The LSISAS1068 requires a flash ROM for Integrated RAID implementations.
 - The LSISAS1068 requires an NVSRAM for all Integrated Mirroring implementations.

The LSISAS1068 does not require a PBSRAM for any board design or application.

2.5.2 Flash ROM Controller

The LSISAS1068 flash ROM interface provides access to nonvolatile code and parameter storage for both the embedded ARM core and the host system. An 8-bit wide flash ROM is optional if the LSISAS1068 is not the boot device, and a suitable driver exists to initialize the LSISAS1068 and download its code. The flash ROM interface:

- uses an 8-bit data bus
- reads 4 bytes from the flash ROM and returns the resulting 32-bit Dword for each Dword read request
- writes a single data byte/word for each flash ROM write request

Byte lane 3 of the LSISAS1068 external memory bus (MAD[31:24]) connects to the 8-bit data bus on the flash ROM. BWE[3]/ provides the write enable signal for the flash ROM. MOE[1]/ enables the flash ROM to drive data.

The LSISAS1068 determines the flash ROM addressable space during the Power-On Sense configuration. If the flash ROM addressable space is 64 Kbytes or less, then the LSISAS1068 defines only the middle (MAD[15:8]) and lower (MAD[7:0]) address ranges during a read or write. If the flash ROM addressable space is 128 Kbytes or greater, then the LSISAS1068 defines the upper (MAD[23:16]), middle (MAD[15:8]), and lower (MAD[7:0]) address ranges.

The firmware requirements for the flash ROM are:


• 1 Mbyte (1 Mbit x 8) or larger flash ROM size

- Uniform sector and/or boot block sector
- 64 Kbyte maximum sector size
- Intel/Sharp extended command set and/or AMD/Fujitsu extended command set programming algorithms

The Fusion-MPT firmware for the LSISAS1068 supports all CFI flash parts and a limited set of non-CFI flash parts. Contact the LSI Logic or OEM representative for a current list of supported non-CFI flash parts.

Figure 2.5 provides a diagram of a flash ROM configuration.

Figure 2.5 Flash ROM Block Diagram



Flash Signature Recognition – The LSISAS1068 implements a flash ROM signature recognition mechanism to determine whether the flash ROM contains a valid image. The flash ROM can be present and not contain a valid image either before its initial programming or during board testing.

The first access to the flash ROM is a 16-byte burst read beginning at flash ROM address 0x000000. The LSISAS1068 compares the values read to the flash ROM signature values in Table 2.2. If the signature values match, the LSISAS1068 performs the instruction located at flash ROM address 0x000000. If the signature values do not match, the LSISAS1068 records an error and ignores the flash ROM instruction. The flash ROM signature does not include the first 3 bytes of flash ROM memory because these bytes contain a branch offset instruction.

Flash ROM Address	Flash ROM Signature Values			s
Bytes [3:0]	0xEA	XX	XX	XX
Bytes [7:4]	0x5A	0xEA	0xA5	0x5A
Bytes [11:8]	0xA5	0x5A	0xEA	0xA5
Bytes [15:12]	0x5A	0xA5	0x5A	0xEA

Table 2.2 Flash ROM Signature Value

2.5.3 NVSRAM Controller

The LSISAS1068 provides a NVSRAM interface that supports write journaling in Integrated Mirroring applications or provides memory space for firmware code overflow.

This interface provides up to 24 address bits to address an NVSRAM; however, the LSISAS1068 supports NVSRAM capacities of up to 128 Kbytes. The NVSRAM interface:

- uses an 8-bit data bus
- writes a Dword, word, or byte according to the write cycle
- reads 4 bytes from the NVSRAM and returns the resulting 32-bit Dword for each AHB Dword read request

Byte lane 3 of the LSISAS1068 external memory bus (MAD[31:24]) connects to the 8-bit data bus of the NVSRAM. BWE[2]/ provides the write enable signal for the NVSRAM. The MOE[0]/ signal enables the attached NVSRAM to drive data. Figure 2.6 provides an example NVSRAM configuration.




Figure 2.6 NVSRAM Block Diagram

2.6 Zero Channel RAID

Zero channel RAID (ZCR) capabilities enable the LSISAS1068 to respond to accesses from a PCI RAID controller card or chip that is able to generate ZCR cycles. The LSISAS1068's ZCR functionality is controlled through the ZCR_EN/ and the ALT_GNT/ signals. Both of these signals have internal pull-ups and are active LOW.

The ZCR_EN/ signal enables ZCR support on the LSISAS1068. Pulling ZCR_EN/ HIGH disables ZCR support on the LSISAS1068 and causes the LSISAS1068 to behave as a normal PCI-X to SAS controller. When ZCR is disabled, the ALT_GNT/ signal has no effect on the LSISAS1068 operation.

Pulling ZCR_EN/ LOW enables ZCR operation. When ZCR is enabled, the LSISAS1068 responds to PCI configuration cycles when the ALT_GNT/ signal is asserted. Connect the ALT_GNT/ pin on the LSISAS1068 to the PCI GNT/ signal of the external I/O processor. This allows the I/O processor to perform PCI configuration cycles to the LSISAS1068 when the I/O processor is granted the PCI bus. This configuration also prevents the system processor from accessing the LSISAS1068 PCI configuration registers.

Figure 2.7 illustrates how to connect the LSISAS1068 to enable ZCR. Notice that the LSISAS1068 does not require the 2:1 mux.




Figure 2.7 ZCR Circuit Diagram for the LSISAS1068

Note: To maintain proper interrupt mapping, select the address line for use as IDSEL on the LSISAS1068 to be +2 address lines above IDSEL on ZCR slot.

2.7 Universal Asynchronous Receiver/Transmitter (UART)

The LSISAS1068 provides an industry standard UART interface. The UART performs serial-to-parallel conversion on data characters received from a peripheral device or modem, and parallel-to-serial conversion on data characters received from the CPU. The CPU has access to UART status at any time during functional operation. The status information includes the type and condition of the transfer operations being performed by the UART, and any error conditions such as parity, overrun, framing, or break interrupt.

The LSISAS1068 UART is compatible with the standard 16550 UART, with the following exceptions:

• Uses speed sense logic to automatically determine the speed of a connected modem.

- Does not support 5-bit and 6-bit characters
- Does not support 1.5 stop bits
- Provides additional registers to support the speed sense logic
- Provides a synchronous interface to allow access to internal registers and FIFOs

2.8 Multi-ICE Test Interface

Include a 20-pin header to access the ARM Multi-ICE signals through the ICE JTAG post. The header has a 100 mil spacing between posts. The connector is a 20-way header that mates with IDC sockets that are mounted on a ribbon cable. This header enables LSI Logic to debug the board design. Table 2.3 provides the header pinout. If it is not possible to include a header, route the ARM Multi-ICE signals to through-holes. LSI Logic considers access to the ARM Multi-ICE signals essential to all board designs.

Include pull-up resistors on the signals that require a pull-up (TDI_ICE, TMS_ICE, TCK_ICE, and TRST_ICE/). In addition, include GND and VDD_33.

Pin	Signal	Pin	Signal
1	VDD (3.3 V)	2	VDD (3.3 V)
3	TRST_ICE/1	4	VSS
5	TDI_ICE ¹	6	VSS
7	TMS_ICE ¹	8	VSS
9	TCK_ICE ¹	10	VSS
11	RTCK_ICE	12	VSS
13	TDO_ICE	14	VSS
15	NC ¹	16	VSS
17	NC	18	VSS
19	NC	20	VSS

Table 2.3 ARM Multi-ICE Header Pinout

1. Connect a 4.7 k Ω resistor between this pin and 3.3 V.

Chapter 3 Signal Description

This chapter describes the input and output signals of the LSISAS1068, and consists of the following sections:

- Section 3.1, "Signal Organization"
- Section 3.2, "PCI Signals"
- Section 3.3, "PCI-Related Signals"
- Section 3.4, "CompactPCI Signals"
- Section 3.5, "SAS Signals"
- Section 3.6, "Memory Interface Signals"
- Section 3.7, "Communication Signals"
- Section 3.8, "SIO Signals"
- Section 3.9, "Configuration and General Purpose Signals"
- Section 3.10, "JTAG and Test Signals"
- Section 3.11, "Power Signals"
- Section 3.12, "Power-On Sense Pins Description"
- Section 3.13, "Internal Pull-Ups and Pull-Downs"

A slash (/) at the end of a signal indicates that the signal is active LOW. When the slash is absent, the signal is active HIGH. NC designates a No Connect signal.

3.1 Signal Organization

The LSISAS1068 has nine major interfaces:

- PCI/PCI-X Bus Interface
- PCI-Related Signals

- Compact PCI Interface
- SAS Interface
- Communication Interface
- Memory Interface
- SIO Signals
- Configuration and GPIO Interface
- JTAG and Test Interface

There are five signal types:

I	Input, a standard input-only signal
O output)	Output, a standard output driver (typically a Totem Pole
I/O	Input and output (bidirectional)
Р	Power
G	Ground
F ' 0 1	contains the functional simple meanings of the LOICAC400

Figure 3.1 contains the functional signal groupings of the LSISAS1068. Table 5.30 and Table 5.31 on page 5-14 and page 5-17 provide alphabetical and alphanumeric pin listings for the LSISAS1068. Figure 5.9 on page 5-22 provides a diagram of the LSISAS1068 636 Ball Grid Array (BGA).

The following subsections provide the signal descriptions for the LSISAS1068.




Figure 3.1 LSISAS1068 Functional Signal Grouping

3.2 PCI Signals

This section describes the PCI signals.

3.2.1 PCI System Signals

Table 3.1 describes the PCI system signals.

Table 3.1 PCI System Signals

Signal Name	BGA Position	Туре	Description
CLK	Y6	I	Refer to the PCI Local Bus Specification, Version 3.0, and
RST/	W5	I	the PCI-X Addendum to the PCI Local Bus Specification, Version 2.0, for complete signal descriptions.

3.2.2 PCI Address and Data Signals

Table 3.1 describes the PCI address and data signals.

Table 3.2 PCI Address and Data Signals

Signal Name	BGA Position	Туре	Description
AD[63:0]	AC18, AF20, AB18, AD19, AC20, AE22, AE23, AF22, AE24, AF23, AD23, AA19, AD24, AA22, AC21, AB21, AA23, AA20, AD22, Y20, AC22, AC23, AD25, AC25, Y22, W23, AC24, W21, Y23, W22, AC26, AB25, AC4, V6, AB4, AC3, AE2, AB5, AC5, AE4, AC7, AA4, AD5, AB6, AF4, AB7, AD8, AC8, AE8, AE10, AF11, AF10, AA12, AF9, AD13, AF12, AE13, AB13, AC15, AF14, AD14, AB14, AB16, AC14	I/O	Refer to the <i>PCI Local Bus</i> Specification, Version 3.0, and the <i>PCI-X Addendum to the PCI Local</i> <i>Bus Specification, Version 2.0</i> , for complete signal descriptions.
C_BE[7:0]/	AF19, AE17, AC17, AB15, AA6, AC9, AA11, AC12	I/O	
PAR	AC11	I/O	
PAR64	AE19	I/O	

3.2.3 PCI Interface Control Signals

Table 3.3 describes the PCI interface control signals.

Signal Name	BGA Position	Туре	Description
ACK64/	AC16	I/O	Refer to the PCI Local Bus Specification, Version 3.0, and
REQ64/	AD17	I/O	the PCI-X Addendum to the PCI Local Bus Specification, Version 2.0, for complete signal descriptions.
FRAME/	AB9	I/O	
IRDY/	AF8	I/O	
TRDY/	AC10	I/O	
DEVSEL/	AF6	I/O	
STOP/	AF7	I/O	
IDSEL	AE3	I	

Table 3.3 PCI Interface Control Signals

3.2.4 PCI Arbitration Signals

Table 3.4 describes the PCI arbitration signals.

Table 3.4 PCI Arbitration Signals

Signal Name	BGA Position	Туре	Description
REQ/	Y4	0	Refer to the PCI Local Bus Specification, Version 3.0, and
GNT/	AC2	I	the PCI-X Addendum to the PCI Local Bus Specification, Version 2.0, for complete signal descriptions.

3.2.5 PCI Error Reporting Signals

Table 3.5 describes the PCI error reporting signals.

Table 3.5 PCI Error Reporting Signals

Signal Name	BGA Position	Туре	Description
PERR/	AA10	I/O	Refer to the PCI Local Bus Specification, Version 3.0, and
SERR/	AE5	I/O	the PCI-X Addendum to the PCI Local Bus Specification, Version 2.0, for complete signal descriptions.

3.2.6 PCI Interrupt Signals

Table 3.6 describes the PCI interrupt signals.

Table 3.6 PCI Interrupt Signal	Table 3.6	CI Interrupt Signal
--------------------------------	-----------	---------------------

Signal Name	BGA Position	Туре	Description
INTA/	Y1	0	Refer to the <i>PCI Local Bus Specification, Version 3.0,</i> and the <i>PCI-X Addendum to the PCI Local Bus Specification, Version 2.0,</i> for complete signal descriptions.

3.3 PCI-Related Signals

Table 3.7 describes the PCI-related signals.

Table 3.7	PCI-Related Signals	
-----------	---------------------	--

Signal Name	BGA Position	Туре	Description
ALT_INTA/	U5	0	The PCI device asserts active LOW Alternate Interrupt A to request service from the host device driver. This signal is disabled when ZCR is disabled. ALT_INTA/ is an open drain signal.
			The interrupt request routing mode bits, bits [9:8] in the PCI Host Interrupt Mask register, control the routing of interrupt signals to INTA/ and/or ALT_INTA/.
ALT_GNT/	AA1	I	Active LOW Alternate Grant signal provides a grant signal for ZCR implementations.
ZCR_EN/	W1	1	The active LOW ZCR enable input configures the LSISAS1068 for Zero Channel RAID operation. When this input is asserted, the standard PCI signals INTA/ and GNT/ are not used, and the alternate signals ALT_INTA/ and ALT_GNT/ are used. When this input is deasserted, the chip is configured for standard PCI operation.
BZR_SET	V21	-	This signal provides the reference resistor node for the PCI-X impedance controller.
BZVDD	AA26	-	This signal provides the reference resistor node for the PCI-X impedance controller.

3.4 CompactPCI Signals

Table 3.8 describes the CompactPCI signals.

Table 3.8 CompactPCI Signals

Signal Name	BGA Position	Туре	Description
CPCI_EN/	Т6	I	Asserting active LOW CompactPCI Enable configures the LSISAS1068 for the CompactPCI protocol.
CPCI_SWITCH	U3	I	The active HIGH CompactPCI Switch signal indicates to the LSISAS1068 that a change in the system configuration is imminent. The CompactPCI device insertion/removal mechanism controls the assertion of this signal.
CPCI_ENUM/	U4	I/O	This signal informs the system of a board removal or insertion. This signal remains asserted until the host driver services the hot-swapped board.
CPCI64_EN/	U6	I	The active LOW Enable 64-bit CompactPCI signal indicates the width of the CompactPCI bus. Designers must provide a pull-up on this pin when the device is enabled for CompactPCI operation. When CompactPCI is not enabled, designers must leave this signal unconnected.
CPCI_LED/	N6	0	The active LOW CompactPCI Blue LED signal provides the CompactPCI status LED. Asserting this signal drives the CompactPCI blue LED. This is a 3.3 V output.

3.5 SAS Signals

Table 3.9 describes the SAS interface signals.

Table 3.9 SAS Interface Signals

Signal Name	BGA Position	Туре	Description	
RX[7:0]+	B3, B6, B8, A10, A17, A19, B20, B24		These signals are the Differential Receiver signals for each phy.	
RX[7:0]-	C3, B7, A8, A11, B17, A20, B21, B25			
TX[7:0]+	A4, B4, A6, A9, A16, B18, A22, B22			These signals are the Differential Transmitter signals for each phy.
TX[7:0]-	A3, B5, A5, B9, A15, A18, A21, B23			

Signal Name	BGA Position	Туре	Description
REFCLK_P, REFCLK_N	C13, D12	I	The Reference Clock signals provide the serial differential clock. Connect a 75 MHz oscillator with an accuracy of at least 50ppm to these pins.
			To use a single-ended crystal, tie the crystal to REFCLK_P and tie REFCLK_N to a resistor termination.
RTRIM	C14		This pin provides the analog resistor reference for the GigaBlaze transceivers.

Table 3.9 SAS Interface Signals (Cont.)

3.6 Memory Interface Signals

Table 3.10 describes the memory interface signals.

Signal Name	BGA Position	Туре	Description
MCLK	P23	0	All synchronous RAM control/data signals reference the rising edge of the Memory Clock signal. MOE[1:0]/ are asynchronous inputs and do not reference this clock.
ADSC/	R21	0	Asserting the active LOW Address-Strobe-Controller signal initiates read, write, or chip deselect cycles.
ADV/	R23	0	Asserting the active LOW Advance signal increments the burst address counter of the selected synchronous SRAM.
MAD[31:0]	V23, W24, T21, W26, U23, U24, V24, T23, V25, W25, T22, V26, R26, U26, T26, U25, K25, M21, J25, H25, D26, H24, K23, G26, E25, J23, J24, G23, D25, K22, F26, E26	I/O	The Multiplexed Address/Data bus signals provide the address and data bus to the PBSRAM, flash ROM, and NVSRAM. These signals also provide Power-On Sense configuration functions to the LSISAS1068. Section 3.12, "Power-On Sense Pins Description," describe the Power-On sense configuration options. Provide pull-up resistors for these pins.
MADP[3:0]	Y26, P24, N24, J22	I/O	The Multiplexed Address/Data Parity signals provide parity checking for MAD[31:0]. MADP[3] provides parity protection for the high-order byte (MAD[31:24]). while MADP[0] provides parity protection for low-order byte (MADP[7:0]).

Table 3.10	Memory	Interface	Signals
------------	--------	-----------	---------

Signal Name	BGA Position	Туре	Description
MOE[1:0]/	H26, M26	0	Asserting the active LOW Memory Output Enable signals enable the selected PBSRAM, flash ROM, or NVSRAM device to drive data. MOE[1]/ enables flash ROM devices. MOE[0]/ enables NVSRAM devices. MOE[1:0]/ allow interleaved PBSRAM configurations.
MWE[1:0]/	K26, N26	0	The LSISAS1068 uses the active LOW Memory Bank Write Enable signals for interleaved PBSRAM configurations.
BWE[3:0]/	P26, L26, P25, P22	0	Asserting the active LOW Byte-lane Write Enable signals enable partial word writes to the PBSRAM. BWE[3]/ and BWE[2]/ enable partial word writes to the flash ROM and/or the NVSRAM if FLASH_CS/ or NVSRAM_CS/ are asserted.
NVSRAM_CS/	K24	0	Asserting the active LOW NVSRAM Chip Select signal selects the NVSRAM.
PBSRAM_CS/	M23	0	Asserting the active LOW RAM Chip Select signal selects the PBSRAMs. The LSISAS1068 supports up to four PBSRAMs in an interleaved and depth-expanded configuration.
FLASH_CS/	L23	0	Asserting the active LOW Flash Chip Select signal selects the flash ROM. The LSISAS1068 maps the flash ROM address space into system memory.

Table 3.10 Memory Interface Signals (Cont.)

3.7 Communication Signals

Table 3.11 describes the I^2C and UART signals.

Table 3.11 UART and I²C Signals

Signal Name	BGA Position	Туре	Description
ISTWI_CLK	H23	I/O	The I²C Clock pin provides the I ² C clock signal.
ISTWI_DATA	D24	I/O	The I²C Data pin provides the I ² C data signal.
UART_RX	E23	I	This signal is the UART Receive signal.
UART_TX	H22	0	This signal is the UART Transmit signal.

3.8 SIO Signals

Table 3.12 describes the SIO A and SIO B signals.

Table 3.12 SIO Signals

Signal Name	BGA Position	Туре	Description
SIO_CLK_A, SIO_CLK_B	F22, M4	0	The Serial I/O Clock signals provide the clock signal for SIO A and SIO B, respectively.
SIO_DIN_A, SIO_DIN_B	G21, M1	1	The Serial I/O Data In A signal provides the data input signal to the SIO interface for Quad Port 0. The Serial I/O Data In B signal provides the data input signal to the SIO interface for Quad Port 1.
SIO_DOUT_A, SIO_DOUT_B	G22, M6	0	The Serial I/O Data Out A signal provides the data output signal to the SIO bus from Quad Port 0, and controls the Quad Port 0 LED drivers. The Serial I/O Data Out B signal provides the data output signal to the SIO bus from Quad Port 1, and controls the Quad Port 1 LED drivers.
SIO_END_A, SIO_END_B	C24, L1	0	The SIO module that currently controls the SIO bus drives the Serial I/O End signal to end control of the bus.

3.9 Configuration and General Purpose Signals

Table 3.13 describes the configuration and general purpose signals.

Table 3.13 Configuration and General Purpose Signals

Signal Name	BGA Position	Туре	Description
TST_RST/	F6	I	Asserting the Test Reset signal forces the chip into a Power-On-Reset state. This signal must be supplied by a power-on reset circuit on the board.
REFCLK_B	B13	I	This pin provides the ARM reference clock.
MODE[5:0]	G6, F4, D2, G4, D1, E2	I	The Mode Select bus defines the operational and test modes for the chip. For normal operation, pull these signals to 0b000000.
GPIO[3:0]	P3, R1, P4, P5	I/O	These pins provide General Purpose Input/Output signals. These pins have internal pull-ups and default to input mode upon device reset.
FAULT_LED[7:0]/	K2, K1, J1, L4, K3, K4, H1, H2	0	The active LOW Fault LED signals are nominally configured to indicate a SAS link fault for each respective phy.
ACTIVE_LED[7:0]/	G1, J3, J4, J6, H3, F1, H4, H6	0	The active LOW Activity LED signals are nominally configured to indicate SAS link activity.
HB_LED/	M5	0	The active LOW Heart Beat LED signal is nominally configured to intermittently assert, which indicates that the IOP is operational.
FSELA	E3	I	The Frequency Select signal supports clocking configuration options for internal clocks. This signal is reserved for diagnostic purposes.

3.10 JTAG and Test Signals

Table 3.14 describes the test and JTAG signals.

Table 3.14 Test and JTAG Signals

Signal Name	BGA Position	Туре	Description
тск	T1	I	JTAG Debug Clock.
TRST/	U1	I	JTAG Debug Reset.
TDI	R6	I	JTAG Debug Test Data In.
TDO	R4	0	JTAG Debug Test Data Out.
TMS	V1	1	JTAG Debug Test Mode Select.
TCK_ICE	N5	I	Multi-ICE Debug Clock.
RTCK_ICE	N3	0	Multi-ICE Debug Return Clock.
TRST_ICE/	N4	I	Multi-ICE Debug Reset.
TDI_ICE	P2	I	Multi-ICE Debug Test Data In.
TDO_ICE	P1	0	Multi-ICE Debug Test Data Out.
TMS_ICE	N2	I	Multi-ICE Debug Test Mode Select.
IDDT	V2	I	Reserved for LSI Logic factory test.
TN/	T4	I	Reserved for LSI Logic factory test.
PROCMON	U2	0	Process Monitor Test output driver.
TDIODE_P	N22	I	Anode connection of the thermal diode.
TDIODE_VSS	N23	0	Cathode connection of the thermal diode.
SCAN_ENABLE	E4	I	Reserved for LSI Logic factory test.
SCAN_MODE	F5	I	Reserved for LSI Logic factory test.
ECC[5:2]	V5, AB1, W4, AC1	I/O	Reserved for LSI Logic factory test.
SPARE[3:2]	E22, G20	I/O	Reserved for LSI Logic factory test.
RESERVED	V4, W3	0	Reserved for LSI Logic factory test. These signals must be left unconnected.

3.11 Power Signals

Table 3.14 describes the power and ground signals.

Table 3.15 Power and Ground Signals

Signal Name	BGA Position	Туре	Description
REFPLL_VDD	B14	Р	These signals provide 1.2 V power.
REFPLL_VSS	A13	G	These signals provide ground.
PLL_VDD	AD3	Р	These signals provide 1.2 V power.
PLL_VSS	AA5	G	These signals provide ground.
VDD2	K11, K13, K15, K17, L10, L12, L14, L16, M11, M13, M15, M17, N10, N12, N14, N16, P11, P13, P15, P17, R10, R12, R14, R16, T11, T13, T15, T17, U10, U12, U14, U16	Ρ	These signals provide 1.2 V core power.
VDDIO33	A24, B2, B11, B12, B15, B16, C1, C5, C6, C20, C21, C26, D13, F2, F25, G2, G9, G11, G12, G13, G14, G15, G17, G19, G25, H7, H20, J7, J20, K7, K20, L2, L7, L20, L25, M2, M7, M20, M25, N7, N20, P7, P20, R2, R7, R20, R25, T2, T7, T20, T25, U7, U20, V3, V7, V20, W7, W20, Y2, Y8, Y9, Y10, Y11, Y12, Y13, Y14, Y15, Y16, Y17, Y18, Y19, Y25, AA2, AA16, AA25, AB2, AB20, AB22, AB24, AC6, AC19, AD1, AD2, AD10, AD26, AE6, AE7, AE11, AE12, AE15, AE16, AE20, AE21, AF3, AF5, AF13, AF16, AF24	Ρ	These signals provide 3.3 V I/O power.

Signal Name	BGA Position	Туре	Description
VSS	A2, A25, B1, B26, C11, C12, C15, C16, C22, D5, D6, D20, D21, E13, F3, F24, G3, G24, H8, H9, H10, H11, H12, H13, H14, H15, H16, H17, H18, H19, J8, J19, K8, K10, K12, K14, K16, K19, L3, L8, L11, L13, L15, L17, L19, L24, M3, M8, M10, M12, M14, M16, M19, M24, N8, N11, N13, N15, N17, N19, P8, P10, P12, P14, P16, P19, R3, R8, R11, R13, R15, R17, R19, R24, T3, T8, T10, T12, T14, T16, T19, T24, U8, U11, U13, U15, U17, U19, V8, V19, W8, W9, W10, W11, W12, W13, W14, W15, W16, W17, W18, W19, Y3, Y24, AA3, AA24, AD6, AD7, AD11, AD12, AD15, AD16, AD20, AD21, AE1, AE26, AF2, AF25	G	These signals provide ground.
RX_VSS[7:0]	E7, F9, C9, E12, F15, D17, F18, D22	G	These signals provide ground for the GigaBlaze core of each respective phy.
RXB_VSS[7:0]	C7, G10, F11, F13, G16, E17, F19, F21	G	
TX_VSS[7:0]	F7, F8, A7, E11, E14, D16, G18, E19	G	
TXB_VSS[7:0]	D4, E8, F10, D11, F14, E16, B19, E20	G	

Table 3.15 Power and Ground Signals (Cont.)

Signal Name	BGA Position	Туре	Description
RX_VDD[7:0]	E6, D7, D9, B10, D15, C18, D19, E21	Р	These signals provide 1.2 V power for the GigaBlaze core.
RXB_VDD[7:0]	G8, E9, C10, A12, E15, F17, C19, C23	Р	
TX_VDD[7:0]	E5, C4, D8, D10, D14, C17, D18, A23	Р	
TXB_VDD[7:0]	G7, C8, E10, F12, A14, F16, E18, F20	Р	
NC	C2, C25, D3, D23, E1, E24, G5, H5, J2, J5, J21, J26, K5, K6, K21, L5, L6, L21, L22, M22, N1, N21, N25, P6, P21, R5, R22, T5, U21, U22, V22, W2, W6, Y5, Y7, Y21, AA7, AA8, AA9, AA13, AA14, AA15, AA17, AA18, AA21, AB3, AB8, AB10, AB11, AB12, AB17, AB19, AB23, AB26, AC13, AD4, AD9, AD18, AE9, AE14, AE18, AE25, AF15, AF17, AF18, AF21		No connect.

Table 3.15 Power and Ground Signals (Cont.)

3.12 Power-On Sense Pins Description

This section discusses the power-on sense pin configuration options. For setting global operating conditions, the LSISAS1068 uses power-on sense register bits that source their data from the state of the memory address/data bus (MAD[31:0]) during the device boot up sequence. The MAD signals are 3-stated and read continuously during PCI reset, and are latched upon removal of the PCI reset signal. Each of these pins contains an internal pull-down resistor and senses the presence of an external 4.7 k Ω pull-up resistor that is tied to 3.3 V Vdd power.

Provide pull-up options for all MAD[31:0] bus signals. Pull all reserved MAD bus signals LOW. Table 3.16 describes the power-on sense options.

Signal	Ball	Function	Pulled LOW (Default)	Pulled HIGH		
MAD[31]	AB26	NVSRAM/SRAM Installed	No NVSRAM/SRAM installed	NVSRAM/SRAM installed		
MAD[30]	AA25	NVSRAM or SRAM Select	SRAM Installed	NVSRAM installed		
MAD[29:17]	-		Reserved			
MAD[16]	V26	PCI-X Mode	Enables PCI-X mode support	Disables PCI-X mode support		
MAD[15]	H24	133 MHz PCI-X	Enables 133 MHz PCI-X bus	Disables 133 MHz PCI-X bus		
MAD[14]	K24	64-bit PCI	Configures a 64-bit PCI bus	Configures a 32-bit PCI bus		
MAD[13]	H23	66 MHz PCI	Enables 66 MHz PCI bus	Disables 66 MHz PCI bus		
MAD[12:11]	-		Reserved			
MAD[10]	C26	MSI-X	Enables MSI-X operation	Disables MSI-X operation		
MAD[9]	-		Reserved			
MAD[8]	D25	PCI Hot Swap	Disables PCI Hot Swap	Enables PCI Hot Swap		
MAD[7]	D24	IOP Boot Enable	Enables the IOP at power-up	Disables the IOP at power-up		
MAD[6]	_	Reserved				
MAD[5]	E24	Subsystem ID	Subsystem ID bit [15] = 0b0	Subsystem ID bit [15] = 0b1		
MAD[4]	_	Reserved				
MAD[3]	C25	Device ID	Device ID bit [0] = 0b0	Device ID bit [0] = 0b1		
MAD[2:1]	G23; F23	Flash ROM Size	0b01 = 2 0b10 = 4	1 Mbyte 2 Mbytes 4 Mbytes h ROM present		
MAD[0]	—		Reserved			

Table 3.16 Power-On Sense Pin Definitions

- MAD[31] NVSRAM or SRAM Installed Pulling this signal HIGH indicates that an NVSRAM or an SRAM is installed. Pulling this signal LOW indicates that neither an NVSRAM nor an SRAM is installed.
- MAD[30] NVSRAM or SRAM Select Pulling this signal LOW when MAD[31] is pulled HIGH indicates that an SRAM is installed. Pulling this signal HIGH when MAD[31] is pulled HIGH indicates that an NVSRAM is installed.
- MAD[29:17] Reserved.
- **MAD[16], PCI-X Operation** Pulling this signal LOW enables the PCI-X operation. Pulling this signal HIGH disables PCI-X operation.

- MAD[15], 133 MHz PCI-X Operation Pulling this signal LOW enables 133 MHz PCI-X operation. Pulling this signal HIGH disables 133 MHz PCI-X operation.
- MAD[14], 64-bit PCI Operation Pulling this signal LOW enables 64-bit PCI operation. Pulling this signal HIGH disables 64-bit PCI operation.
- MAD[13], 66 MHz PCI Operation Pulling this signal LOW enables 66 MHz PCI operation. Pulling this signal HIGH disables the 66 MHz PCI operation.
- MAD[12:11] Reserved.
- **MAD[10]**, **MSI-X** Pulling this signal LOW enables MSI-X operation. Pulling this signal HIGH disables MSI-X operation.
- MAD[9] Reserved.
- MAD[8], PCI Hot Swap Pulling this signal LOW indicates that PCI Hot Swap is not implemented on the board. Pulling this signal HIGH indicates that PCI Hot Swap is implemented on the board.
- MAD[7], IOP Boot Sequence Pulling this signal LOW enables the IOP boot sequence following a reset. Pulling this signal HIGH disables the IOP boot sequence.
- MAD[6] Reserved.
- MAD[5], Subsystem Device ID Control Pulling this signal LOW programs bit 15 of the Subsystem Device ID register to 0b0. Pulling this signal HIGH programs bit 15 of the Subsystem Device ID register to 0b1. Refer to the Subsystem ID register description on page 4-12 for more information.
- MAD[4] Reserved.
- MAD[3], Device ID Control Pulling this signal LOW programs bit 0 of the Device ID register to 0b0. Pulling this signal HIGH programs bit 0 of the Device ID register to 0b1.
- MAD[2:1], Flash ROM Size These pins configure the flash ROM size.

3.13 Internal Pull-Ups and Pull-Downs

Table 3.17 describes the pull-up and pull-down signals for the LSISAS1068.

Table 3.17	Pull-Up	and F	Pull-Down	Conditions
------------	---------	-------	-----------	------------

Signal Name	BGA Position	Pull Type
MODE[5:0]	G6, F4, D2, G4, D1, E2	Internal Pull-down.
MAD[31:0]	V23, W24, T21, W26, U23, U24, V24, T23, V25, W25, T22, V26, R26, U26, T26, U25, K25, M21, J25, H25, D26, H24, K23, G26, E25, J23, J24, G23, D25, K22, F26, E26	Internal Pull-down.
MADP[3:0]	Y26, P24, N24, J22	Internal Pull-up.
SERIAL_DATA, SERIAL_CLK	H21, F23	Internal Pull-up.
GPIO[3:0]	P3, R1, P4, P5	Internal Pull-up.
TRST/	U1	Internal Pull-up.
TCK, TDI, TMS	T1, R6, V1	Internal Pull-up.
TRST_ICE/, TCK_ICE, TDI_ICE, TMS_ICE	N4, N5, P2, N2	Internal Pull-up.
SCAN_ENABLE, SCAN_MODE, IDDTN	E4, F5, V2	Internal Pull-down.
TN/	T4	Internal Pull-up.
ZCR_EN/	W1	Internal Pull-up.
CPCI_EN/	Т6	Internal Pull-up.
CPCI_SWITCH	U3	Internal Pull-down.
ISTWI_CLK, ISTWI_DATA	H23, D24	Internal Pull-up.
REFCLK_B	B13	Internal Pull-down.
FSELA	E3	Internal Pull-down.
TST_RST/	F6	Internal Pull-up.

Chapter 4 PCI Host Register Description

This chapter describes the PCI host register space. This chapter consists of the following sections:

- Section 4.1, "PCI Configuration Space Register Description"
- Section 4.2, "PCI I/O Space and Memory Space Register Description"

The register map at the beginning of each register description provides the default bit settings for the register. Shading indicates a reserved bit or register. Do not access the reserved address areas.

The PCI System Address space consists of three regions: Configuration Space, Memory Space, and I/O Space. PCI Configuration Space supports the identification, configuration, initialization and error management functions for the LSISAS1068 PCI function.

PCI Memory Space [0] and Memory Space [1] form the PCI Memory Space. PCI Memory Space [0] provides normal system accesses to memory and PCI Memory Space [1] provides diagnostic memory accesses. PCI I/O Space provides normal system access to memory.

4.1 PCI Configuration Space Register Description

This section provides bit level descriptions of the PCI Configuration Space registers. Table 4.1 defines the PCI Configuration Space registers.

The LSISAS1068 enables, orders, and locates the PCI extended capability register structures (Power Management, Messaged Signaled Interrupts, MSI-X, and PCI-X) to optimize device performance. The LSISAS1068 does not hard code the location and order of the PCI extended capability structures. The address and location of the PCI extended capability structures are subject to change. To access a PCI

extended capability structure, follow the pointers held in the Capability Pointer registers and identify the extended capability structure with the Capability ID register for the given structure.

Table 4.1 LSISAS1068 PCI Configuration Space Address Map

Status Command Oxt Class Code Revision ID 0xt Reserved Header Type Latency Timer Cache Line Size 0xt I/O Base Address 0xt 0xt 0xt Memory [0] Low 0xt 0xt Memory [0] High 0xt 0xt Memory [1] Low 0xt 0xt Memory [1] High 0xt 0xt Subsystem ID Subsystem Vendor ID 0xt Expansion ROM Base Address 0xt	x00 x04 x08 x0C x10 x14 x18 x18 x12 x20 x24 x28 x22 x30	4-3 4-7 4-8 4-9 4-10 4-10 4-11 4-11 - - 4-12
Class Code Revision ID 0xt Reserved Header Type Latency Timer Cache Line Size 0xt I/O Base Address 0xt 0xt Memory [0] Low 0xt Memory [0] High 0xt Memory [1] Low 0xt Memory [1] High 0xt Reserved 0xt Oxt 0xt Subsystem ID Subsystem Vendor ID Expansion ROM Base Address 0xt	x08 x10 x14 x14 x18 x12 x20 x24 x28 x22	4-7 4-8 4-9 4-10 4-10 4-11 4-11 - - 4-12
Reserved Header Type Latency Timer Cache Line Size 0x0 I/O Base Address 0x1 Memory [0] Low 0x1 Memory [0] High 0x1 Memory [1] Low 0x1 Memory [1] High 0x2 Reserved 0x2 Subsystem ID Subsystem Vendor ID 0x2 Expansion ROM Base Address 0x3	<pre><0C </pre> <0C <	4-8 4-9 4-10 4-11 4-11 - - 4-12
I/O Base Address 0x1 Memory [0] Low 0x1 Memory [0] High 0x1 Memory [1] Low 0x1 Memory [1] High 0x1 Memory [1] High 0x2 Reserved 0x2 Subsystem ID Subsystem Vendor ID Expansion ROM Base Address 0x2	x10 x14 x18 x1C x20 x24 x28 x28 x22	4-9 4-10 4-11 4-11 - - 4-12
Memory [0] Low 0x Memory [0] High 0x Memory [1] Low 0x Memory [1] High 0x Reserved 0x Subsystem ID Subsystem Vendor ID Expansion ROM Base Address 0x	x14 x18 x1C x20 x24 x28 x28 x28	4-10 4-10 4-11 4-11 - - 4-12
Memory [0] High 0x Memory [1] Low 0x Memory [1] High 0x Reserved 0x Subsystem ID Subsystem Vendor ID Expansion ROM Base Address 0x	x18 x1C x20 x24 x24 x28 x28 x2C	4-10 4-11 4-11 - - 4-12
Memory [1] Low 0x1 Memory [1] High 0x2 Reserved 0x2 Subsystem ID Subsystem Vendor ID Expansion ROM Base Address 0x2	<pre><1C </pre> <pre></pre>	4-11 4-11 - 4-12
Memory [1] High 0x2 Reserved 0x2 Subsystem ID Subsystem Vendor ID 0x2 Expansion ROM Base Address 0x2	x20 x24 x28 x28	4-11 - 4-12
Reserved 0x2 Subsystem ID Subsystem Vendor ID 0x2 Expansion ROM Base Address 0x2	x24 x28 x2C	- - 4-12
Subsystem ID Subsystem Vendor ID 0x2 Expansion ROM Base Address 0x2	x28 x2C	4-12
Subsystem ID Subsystem Vendor ID 0x2 Expansion ROM Base Address 0x3	(2C	4-12
Expansion ROM Base Address 0x	-	
	(30	
Reserved Capabilities Pointer Ox		4-13
	x34	4-14
0x	x38	_
Maximum Latency Minimum Grant Interrupt Pin Interrupt Line 0x3	(3C	4-15
Reserved		_
Power Management Capabilities PM Next Pointer PM Capability ID		4-16
PM Data PM BSE Power Management Control/Status		4-18
Reserved		_
MSI Message Control MSI Next Pointer MSI Capability ID		4-20
MSI Message Lower Address	40-	4-22
MSI Message Upper Address	FF	4-22
Reserved MSI Message Data	`'' [4-23
MSI Mask Bits		4-23
MSI Pending Bits		4-23
Reserved		-
MSI-X Message Control MSI-X Next Pointer MSI-X Capability ID		4-24
MSI-X Table Offset	F	4-25
MSI-X PBA Offset		4-26
Reserved		_
PCI-X Command PCI-X Next Pointer PCI-X Capability ID	F	4-27
PCI-X Status		4-29
Reserved		_

Register: 0x00–0x01 Vendor ID Read Only



Vendor ID

[15:0]

This 16-bit register identifies the manufacturer of the device. The Vendor ID is 0x1000.

Register: 0x02–0x03

Device ID

Read Only

15							8	7							0
							Devi	ce ID							
0	0	0	0	0	0	0	0	0	1	0	1	0	1	0	0

Device ID

[15:0]

This 16-bit register identifies the particular device. The default Device ID for the LSISAS1068 is 0x0054.

Register: 0x04–0x05 Command

Read/Write

15							8	7							0
							Com	mand							
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The Command register provides coarse control over the PCI function's ability to generate and respond to PCI cycles. Writing a zero to this register logically disconnects the LSISAS1068 PCI function from the PCI bus for all accesses except configuration accesses.

Reserved	[15:11]
This field is reserved.	

Interrupt Disable

Clearing this bit enables the PCI function to assert its interrupt signal (INTA/). Setting this bit disables the PCI function from asserting its interrupt signal.

Fast Back-to-Back Enable

This bit determines if the master can perform fast backto-back transactions to different devices. Clearing this bit indicates that fast back-to-back transactions are permitted to only the same device. Setting this bit indicates that the master can perform fast back-to-back transactions to different devices. To set this bit, all devices on the PCI bus must support fast back-to-back transactions.

SERR/ Enable

Setting this bit enables the LSISAS1068 to activate the SERR/ driver. Clearing this bit disables the SERR/ driver.

Reserved

This bit is reserved.

Enable Parity Error Response

Setting this bit enables the LSISAS1068 PCI function to detect parity errors on the PCI bus and report these errors to the system. Clearing this bit causes the LSISAS1068 PCI function to set the Detected Parity Error bit, bit 15 in the PCI Status register, but not assert PERR/ when the PCI function detects a parity error. This bit only affects parity checking. The PCI function always generates parity for the PCI bus.

Reserved

This bit is reserved.

Write and Invalidate Enable

Setting this bit enables the PCI function to generate write and invalidate commands on the PCI bus when operating in the conventional PCI mode.

Reserved

This bit is reserved.

Enable Bus Mastering

Setting this bit allows the PCI function to behave as a PCI bus master. Clearing this bit disables the PCI function from generating PCI bus master accesses.

4-4

9



7

8

5

3

2

4

Enable Memory Space

This bit controls the ability of the PCI function to respond to Memory Space accesses. Setting this bit allows the LSISAS1068 to respond to Memory Space accesses at the address range specified by the Memory [0] Low, Memory [0] High, Memory [1] Low, Memory [1] High, and the Expansion ROM Base Address registers. Clearing this bit disables the PCI function's response to PCI Memory Space accesses.

Enable I/O Space

This bit controls the LSISAS1068 PCI function's response to I/O Space accesses. Setting this bit enables the PCI function to respond to I/O Space accesses at the address range the PCI Configuration Space I/O Base Address register specifies. Clearing this bit disables the PCI function's response to I/O Space accesses.

Register: 0x06–0x07 Status Read/Write

15							8	7							0
							Sta	itus							
0	0	0	0	0	0	1	0	0	0	1	1	0	0	0	0

Reads to this register behave normally. To clear a bit location that is currently set, write the bit to one (1). For example, to clear bit 15 when it is set and not affect any other bits, write 0x8000 to the register.

Detected Parity Error (from Slave)

This bit is set per the PCI Local Bus Specification, Version 3.0, and PCI-X Addendum to the PCI Local Bus Specification, Revision 2.0.

Signaled System Error

14

15

1

0

The LSISAS1068 PCI function sets this bit when asserting the SERR/ signal.

Received Master Abort (from Master) 13

A master device sets this bit when a Master Abort command terminates its transaction (except for Special Cycle).

Received Target Abort (from Master)

A master device sets this bit when a Target Abort command terminates its transaction.

Signaled Target Abort

The target device must set this bit when it terminates a transaction with a target abort command.

DEVSEL/Timing

These two read only bits encode the timing of DEVSEL/ and indicate the slowest time that a device asserts DEVSEL/ for any bus command except Configuration Read and Configuration Write. The LSISAS1068 only supports medium DEVSEL/ timing. The possible timing values are:

0b00	Fast
0b01	Medium
0b10	Slow
0b11	Reserved

Data Parity Error Reported

This bit is set per the PCI Local Bus Specification, Revision 3.0, and PCI-X Addendum to the PCI Local Bus Specification, Revision 2.0. Refer to bit 0 of the PCI-X Command register for more information.

Reserved

This field is reserved.

66 MHz Capable

The MAD[13] Power-On Sense pin controls this bit. Allowing the internal pull-down to pull MAD[13] LOW sets this bit and indicates to the host system that the LSISAS1068 PCI function is capable of operating at 66 MHz. Pulling MAD[13] HIGH clears this bit and indicates to the host system that the LSISAS1068 PCI function is not configured to operate at 66 MHz. Refer to Section 3.12, "Power-On Sense Pins Description," for more information.

12

11

[10:9]

8

[7:6]

5

New Capabilities

The LSISAS1068 PCI function sets this read only bit to indicate a list of PCI extended capabilities such as PCI Power Management, MSI, MSI-X, and PCI-X support.

Interrupt Status


This bit reflects the status of the INTA/ (or ALT_INTA/) signal.

Reserved

[2:0]

This field is reserved.

Register: 0x08 Revision ID Read/Write




Revision ID

[7:0]

This register indicates the current revision level of the device.

Register: 0x09-0x0B

Class Code Read Only



Class Code

[23:0]

This 24-bit register identifies the generic function of the device. The upper byte of this register is a base class code, the middle byte is a subclass code, and the lower byte identifies a specific register-level programming interface. The value of this register is 0x010000, which identifies a SCSI controller.

PCI Configuration Space Register Description Copyright © 2004, 2005 by LSI Logic Corporation. All rights reserved.

4

3

Register: 0x0C Cache Line Size Read/Write

7							0
			Cache L	ine Size			
0	0	0	0	0	0	0	0

Cache Line Size

[7:3]

This register specifies the system cache line size in units of 32-bit words. In the conventional PCI mode, the LSISAS1068 PCI function uses this register to determine whether to use Write and Invalidate or Write commands for performing write cycles. Programming this register to a number other than a nonzero power of two disables the the use of the PCI performance commands to execute data transfers. The PCI function ignores this register when operating in the PCI-X mode.

Reserved

[2:0]

This field is reserved.

Register: 0x0D Latency Timer Read/Write

7							0
			Latenc	y Timer			
0	Х	0	0	0	0	0	0

Latency Timer

[7:4]

[3:0]

The Latency Timer register specifies, in units of PCI bus clocks, the value of the Latency Timer for this PCI bus master. If the LSISAS1068 initializes in the PCI mode, the default value of this register is 0x00. If the LSISAS1068 initializes in the PCI-X mode, the default value of this register is 0x40.

Reserved

This field is reserved.

Register: 0x0E Header Type Read Only

7							0
			Heade	r Type			
0	0	0	0	0	0	0	0


Header Type

[7:0]

[7:0]

This 8-bit register identifies the layout of bytes 0x10 through 0x3F in configuration space and also indicates if the device is a single function or multifunction PCI device. Since the LSISAS1068 is a single function PCI device, bit 7 is cleared.

Register: 0x0F Reserved



Reserved

This register is reserved.

Register: 0x10–0x13 I/O Base Address Read/Write


31							24	23							16	15							8	7							0
													I/	ОВ	ase	Ad	dre	ss													
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

This base address register maps the operating register set into I/O Space. The LSISAS1068 requires 256 bytes of I/O Space for this base address register. Hardware sets bit 0 to 0b1. Bit 1 is reserved and returns 0b0 on all reads.

I/O Base Address This field contains the I/O Base address.	[31:2]
Reserved	[1:0]

This field is reserved.

Register: 0x14–0x17 Memory [0] Low Read/Write




The Memory [0] Low register and the Memory [0] High register map SCSI operating registers into Memory Space [0]. This register contains the lower 32 bits of the Memory Space [0] base address. Hardware programs bits [9:0] to 0b0000000100, which indicates that the Memory Space [0] base address is 64 bits wide and that the memory data is not prefetchable. The LSISAS1068 requires 1024 bytes of memory space.

Memory [0] Low

[31:0]

This field contains the Memory [0] Low address.

Register: 0x18–0x1B Memory [0] High Read/Write




The Memory [0] High register and the Memory [0] Low register map SCSI operating registers into Memory Space [0]. This register contains the upper 32 bits of the Memory Space [0] base address. The LSISAS1068 requires 1024 bytes of memory space.

Memory [0] High

[31:0]

This field contains the Memory [0] High address.

Register: 0x1C–0x1F Memory [1] Low Read/Write




The Memory [1] Low register and the Memory [1] High register map the RAM into Memory Space [1]. This register contains the lower 32 bits of the Memory Space [1] base address. Hardware programs bits [12:0] to 0b000000000100, which indicates that the Memory Space [1] base address is 64 bits wide and that the memory data is not prefetchable. The LSISAS1068 requires 64 Kbytes of memory for Memory Space [1].

Memory [1] Low

[31:0]

This field contains the Memory [1] Low address.

Register: 0x20–0x23 Memory [1] High Read/Write




The Memory [1] High register and the Memory [1] Low register map the RAM into Memory Space [1]. This register contains the upper 32 bits of the Memory Space [1] base address. The LSISAS1068 requires 64 Kbytes of memory for Memory Space [1].

Memory [1] High



This field contains the Memory [1] High address.


Register: 0x24–0x27 Reserved



This register is reserved.

Register: 0x28–0x2B

Reserved



manufactures the add-in board or subsystem where the LSISAS1068 resides. This register provides a mechanism for an add-in card vendor to distinguish their cards from another vendor's cards, even if the cards use the same PCI controller (and have the same Vendor ID and Device ID).

Register: 0x2E–0x2F Subsystem ID Read Only

15							8	7							0	
						S	Subsys	stem I	D							
х	х	x	x	x	х	x	x	x	x	x	x	х	x	х	x	1

Subsystem ID


[15:0]

This 16-bit register uniquely identifies the add-in board or subsystem where this PCI device resides. This register provides a mechanism for an add-in card vendor to distinguish their cards from one another even if the cards use the same PCI controller (and have the same Vendor ID and Device ID). By default, the LSISAS1068 loads this register from the NVData at power up. The Subsystem Device ID Control Power-On Sense pin (MAD[5]) can control the value of bit [15] of this register. Allowing the Subsystem Device ID Control pin to remain internally pulled LOW has no effect on this register. Pulling this pin HIGH sets bit [15] of this register. Pulling the ID Control pin HIGH takes precedence over all other settings for bit [15].

- If the ID Control pin is pulled LOW, this register contains 0x1000.
- If the ID Control pin is pulled HIGH, this register contains 0x9000.

Refer to Section 3.12, "Power-On Sense Pins Description," for additional information.

Register: 0x30–0x33 Expansion ROM Base Address Read/Write



This four-byte register contains the base address and size information for the expansion ROM.

Expansion ROM Base Address

These bits correspond to the upper 21 bits of the expansion ROM base address. The host system detects the size of the external memory by first writing 0xFFFFFFF to this register and then reading the register back. The LSISAS1068 responds with zeros in all don't care locations. The least significant one (1) that remains represents the binary version of the external memory size. For example, to indicate an external memory size of 32 Kbytes, this register returns ones in the upper 17 bits when written with 0xFFFFFFF and read back.

Reserved

This field is reserved.

PCI Configuration Space Register Description Copyright © 2004, 2005 by LSI Logic Corporation. All rights reserved. [10:1]

[31:11]

Expansion ROM Enable

This bit controls if the device accepts accesses to its expansion ROM. Setting this bit enables address decoding. Depending on the system configuration, the device can optionally use an expansion ROM. Note that to access the expansion ROM, the user must also set bit 1 in the PCI Command register.

Register: 0x34 Capabilities Pointer Read Only

7							0
			Capabilitie	es Pointer			
x	x	х	x	x	x	х	x

Capabilities Pointer

[7:0]


[23:0]

[31:0]

This register indicates the location of the first extended capabilities register in PCI Configuration Space. The value of this register varies according to system configuration.

Register: 0x35–0x37


Reserved



Reserved

This register is reserved.

Register: 0x38–0x3B Reserved



Reserved

This register is reserved.

Register: 0x3C Interrupt Line Read/Write

7							0			
	Interrupt Line									
0	0 0 0 0 0 0 0									

Interrupt Line

[7:0]

This register communicates interrupt line routing information. Power-On-Self-Test (POST) software writes the routing information into this register as it configures the system. This register indicates the system interrupt controller input to which this PCI function's interrupt pin connects. System architecture determines the values in this register.

Register: 0x3D Interrupt Pin Read Only

7							0		
Interrupt Pin									
0	0	0	0	0	0	0	1		

Interrupt Pin

[7:0]

This read only register indicates which interrupt pin the PCI function uses. This register is set to 0x01, which indicates that PCI function presents interrupts on the INTA/ or ALT_INTA/ pins. The Interrupt Request Routing Mode bits, bits [9:8] in the Host Interrupt Mask register, determine if the function presents interrupts on INTA/, ALT_INTA/, or both.

Register: 0x3E Minimum Grant Read Only

7							0			
	Minimum Grant									
0	1	0	0	0	0	0	0			

Min_Gnt

[7:0]

This register specifies the desired settings for the latency timer values in units of 0.25 μ s. Min_Gnt specifies how long of a burst period the device needs. The LSISAS1068 sets this register to 0x40 indicating a burst period of 16.0 μ s.

Register: 0x3F Maximum Latency Read Only

7							0			
Maximum Latency										
0	0 0 0 0 1 0 1									

Max_Lat

[7:0]

This register specifies the desired settings for the latency timer values in units of 0.25 μ s. Max_Lat specifies how often the device needs to gain access to the PCI bus. The LSISAS1068 sets this register to 0x0A since it requires the PCI bus every 2.5 μ s.

Register: 0xXX

Power Management Capability ID Read Only

7							0			
	Power Management Capability ID									
0	0	0	0	0	0	0	1			

Power Management Capability ID

[7:0]

This register indicates the type of the current data structure. It is set to 0x01 to indicate the Power Management Data Structure.

Register: 0xXX Power Management Next Pointer Read Only

7							0			
	Power Management Next Pointer									
Х	X X X X X X X X									

Power Management Next Pointer

[7:0]

This register contains the pointer to the next item in the PCI function's extended capabilities list. The value of this register varies according to system configuration.

Register: 0xXX

Power Management Capabilities Read Only

15							8	7							0
	Power Management Capabilities														
0	0	0	0	0	1	1	0	0	0	0	0	0	0	1	0

PME_Support

[15:11]

These bits define the power management states in which the device asserts the Power Management Event (PME) pin. The LSISAS1068 clears these bits since the LSISAS1068 does not provide a PME signal.

D2_Support

The PCI function sets this bit since the LSISAS1068 supports power management state D2.

D1_Support

The PCI function sets this bit since the LSISAS1068 supports power management state D1.

Aux_Current

[8:6]

5

4

10

9

The PCI function clears this field since the LSISAS1068 does not support Aux_Current.

Device Specific Initialization

The PCI function clears this bit since no special initialization is required before a generic class device driver can use it.

Reserved

This bit is reserved.

PME Clock

The LSISAS1068 clears this bit since the chip does not provide a PME pin.

Version

[2:0]

3

The PCI function programs these bits to 0b010 to indicate that the LSISAS1068 complies with the PCI Power Management Interface Specification, Revision 1.2.

Register: 0xXX Power Management Control/Status Read/Write

15							8	7							0
Power Management Control/Status															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

PME_Status

The PCI function clears this bit since the LSISAS1068 does not support PME signal generation from $D3_{cold}$.

Data_Scale

[14:13]

15

The PCI function clears these bits since the LSISAS1068 does not support the Power Management Data register.

Data_Select

[12:9]

The PCI function clears these bits since the LSISAS1068 does not support the Power Management Data register.

PME_Enable

The PCI function clears this bit since the LSISAS1068 does not provide a PME signal and disables PME assertion.

Reserved

[7:2]

8

This field is reserved.

Power State

[1:0]

These bits determine the current power state of the LSISAS1068. Power states are:

0b00 D0 0b01 D1 0b10 D2 0b11 D3_{hot}

PCI Host Register Description Copyright © 2004, 2005 by LSI Logic Corporation. All rights reserved.

Register: 0xXX Power Management Bridge Support Extensions Read Only

7							0			
	Power Management Bridge Support Extensions									
0	0	0	0	0	0	0	0			

Power Management Bridge Support Extensions [7:0] This register indicates PCI Bridge specific functionality. The LSISAS1068 always returns 0x00 in this register.

Register: 0xXX Power Management Data Read Only

7							0				
	Power Management Data										
0	0 0 0 0 0 0 0										

Power Management Data

[7:0]

This register provides an optional mechanism for the PCI function to report state-dependent operating data. The LSISAS1068 always returns 0x00 in this register.

Register: 0xXX MSI Capability ID Read Only

7							0		
MSI Capability ID									
0	0 0 0 0 0 1 0								

MSI Capability ID

[7:0]

This register indicates the type of the current data structure. This register always returns 0x05, indicating Message Signaled Interrupts (MSI).

Register: 0xXX MSI Next Pointer Read Only

7							0			
	MSI Next Pointer									
x	x	х	х	x	x	х	x			

MSI Next Pointer

[7:0]

This register points to the next item in the PCI function's extended capabilities list. The value of this register varies according to system configuration.

Register: 0xXX MSI Message Control Read/Write

15							8	7							0
						MSI I	Messa	age C	ontrol						
0	0	0	0	0	0	0	Х	1	0	0	0	0	0	0	0

Reserved

This field is reserved.

Per-Vector Masking Capable

If this bit is set, the device supports MSI per-vector masking. If this bit is cleared, the function does not support MSI per-vector masking. This bit is read only.

64-Bit Address Capable

The PCI function sets this read only bit to indicate support of a 64-bit message address.

Multiple Message Enable

[6:4]

[15:9]

8

7

These read/write bits indicate the number of messages that the host allocates to the LSISAS1068. The host system software allocates all or a subset of the requested messages by writing to this field. The number of allocated request messages must align to a power of two. Table 4.2 provides the bit encoding of this field.

Bits [6:4] Encoding	Number of Allocated Messages
0b000	1
0b001	2
0b010	4
0b011	8
0b100	16
0b101	32
0b110	Reserved
0b111	Reserved

Table 4.2 Multiple Message Enable Field Bit Encoding

Multiple Message Capable

[3:1]


0

These read only bits indicate the number of messages that the LSISAS1068 requests from the host. The host system software reads this field to determine the number of requested messages. The number of requested messages must align to a power of two. The LSISAS1068 sets this field to 0b000 to request one message. All other encodings of this field are reserved.

MSI Enable

System software sets this bit to enable MSI. To enable MSI, the MSI-X bit in the MSI-X Message Control register must also be cleared ('0'). Setting this bit enables the device to use MSI to interrupt the host and request service. Setting this bit prohibits the LSISAS1068 from using the INTA/ or ALT_INTA/ pins to request service from the host. Setting this bit to mask interrupts on the INTA/ or ALT_INTA/ pins is a violation of the PCI specification.

Register: 0xXX MSI Message Lower Address Read/Write



MSI Message Address

[31:2] This register contains message address bits [31:2] for the MSI memory write transaction. The host system specifies and Dword aligns the message address. During the address phase, the LSISAS1068 drives Message Address[1:0] to 0b00.

Reserved

[1:0]

This field is reserved.

Register: 0xXX **MSI Message Upper Address Read/Write**



MSI Message Upper Address

[31:0]

The LSISAS1068 supports 64-bit MSI message. This register contains the upper 32 bits of the 64-bit message address, which the system specifies. The host system software can program this register to 0x0000 to force the PCI function to generate 32-bit message addresses.

Register: 0xXX MSI Message Data Read/Write

15							8	7							0
						MSI	Mess	sage [Data						
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

MSI Message Data

[15:0]

System software initializes this register by writing to it. The LSISAS1068 sends an interrupt message by writing a Dword to the address held in the MSI Message Lower Address and MSI Message Upper Address registers. This register forms bits [15:0] of the Dword message that the PCI function passes to the host. The PCI function drives bits [31:16] of this message to 0x0000.

Register: 0xXX MSI Mask Bits Read/Write

31							24	23							16	15							8	7							0
														MS	I Ma	ask	Bits														
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

MSI Mask Bits

[31:0]

For each mask bit that is set, the device is prohibited from sending an associated message. Refer to the PCI specification for a complete description of this register.

Register: 0xXX MSI Pending Bits Read Only

31							24	23							16	15							8	7							0
													N	ISI	Pen	ding	g Bi	ts													
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

MSI Pending Bits

[31:0]

For each Pending bit that is set, the function has a pending associated message. Refer to the PCI specification for a complete description of this register.

Register: 0xXX MSI-X Capability ID Read Only

7							0
			MSI-X Ca	pability ID			
0	0	0	1	0	0	0	1

MSI-X Capability ID

[7:0]

This register indicates the type of the current data structure. This register always returns 0x11, indicating MSI-X.

Register: 0xXX MSI-X Next Pointer Read Only

7							0
			MSI-X Ne	ext Pointer			
x	x	х	х	x	x	х	х

MSI-X Next Pointer

[7:0]

This register points to the next item in the extended capabilities list. The value of this register varies according to system configuration.

Register: 0xXX MSI-X Message Control Read/Write

15							8	7							0
					ľ	MSI-X	Mess	sage (Contro)					
0	0	0	0	0	х	х	х	x	x	х	х	х	х	х	х

MSI-X Enable

15

Setting this bit enables the device to use MSI-X to request service from the host. To enable MSI-X, the MSI Enable bit in the MSI Message Control register must be cleared ('0'). Setting this bit also prohibits the device from using the INTA/ or ALT_INTA/ pins to request service from the host. Setting this bit to mask interrupts on the INTA/ or ALT_INTA/ pins is a violation of the PCI specification.

Function Mask

Setting this bit masks all of the reset vectors that are associated with the function. This bit overrides the pervector mask bit settings. Clearing this bit enables the pervector mask bit to determine if a vector is masked.

Reserved

[13:11]

14

This field is reserved.

Table Size

[10:0]

Host software reads this field to determine the MSI-X table size.

Register: 0xXX MSI-X Table Offset Read Only

31							24	23							16	15							8	7							0
													M	SI-X	(Ta	ble	Offs	set													
x	x	x	x	x	x	x	x	x	x	х	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x	x

MSI-X Table Offset

[31:3]

This field provides an offset from the address held in the base address registers of the device to the base of the MSI-X table.

Table BIR


[2:0]

This field indicates which of the base address registers of the device, which are located at 0x10 in PCI Configuration Space, maps the MSI-X table into memory. Table 4.3 provides the BIR field definitions.

Table 4.3 BIR Field Definitions

BIR Value	Base Address Register
0	0x10
1	0x14
2	0x18
3	0x1C
4	0x20
5	0x24
6	Reserved
7	Reserved

Register: 0xXX MSI-X PBA Offset Read Only



MSI-X PBA Offset

[31:3]

This field contains an offset from one of the base address registers of the device that points to the MSI-X PBA. The lower 3 bits of this register are cleared ('0') for a 32-bit aligned offset.

PBA BIR

[2:0]

This field indicates which of the base address registers of the device, which are located at 0x10 in PCI Configuration Space, maps the MSI-X PBA into memory. Table 4.3 provides the BIR field definitions.

Register: 0xXX PCI-X Capability ID Read Only

7							0
			PCI-X Ca	pability ID			
0	0	0	0	0	1	1	1

PCI-X Capability ID

[7:0]

This register indicates the type of the current data structure. This register returns 0x07, indicating the PCI-X Data Structure.

Register: 0xXX PCI-X Next Pointer Read Only

7							0
			PCI-X Ne	xt Pointer			
x	x	х	х	x	х	х	x

PCI-X Next Capabilities Pointer

[7:0]

This register points to the next item in the device's capabilities list. The value of this register varies according to system configuration.

Register: 0xXX PCI-X Command Read/Write

15							8	7							0
						PC	I-X C	omma	and						
0	0	0	1	0	0	0	0	0	1	1	0	0	0	0	0

Reserved

This field is reserved.

[15:7]

Maximum Outstanding Split Transactions[6:4]These bits indicate the maximum number of splittransactions the LSISAS1068 can have outstanding at

one time. The LSISAS1068 uses the most recent value of this register each time it prepares a new sequence. Note that if the LSISAS1068 prepares a sequence before the setting of this field changes, the PCI function initiates the prepared sequence with the previous setting. Table 4.4 provides the bit encodings for this field.

Table 4.4 Maximum Outstanding Split Transactions

Bits [6:4] Encoding	Maximum Outstanding Split Transactions
0b000	1
0b001	2
0b010	3
0b011	4

Bits [6:4] Encoding	Maximum Outstanding Split Transactions
0b100	8
0b101	12
0b110	16
0b111	Reserved

Table 4.4 Maximum Outstanding Split Transactions (Cont.)

Maximum Memory Read Byte Count [3:2] These bits indicate the maximum byte count the LSISAS1068 uses when initiating a sequence with one of the burst memory read commands. Table 4.5 provides the bit encodings for this field.

Table 4.5 Maximum Memory Read Count

Bits [3:2] Encoding	Maximum Memory Read Byte Count
0b00	512
0b01	1024
0b10	2048
0b11	Reserved

Reserved


This bit is reserved.

Data Parity Error Recovery Enable

0 The host device driver sets this bit to allow the LSISAS1068 to attempt to recover from data parity errors. If the user clears this bit and the LSISAS1068 is operating in the PCI-X mode, the LSISAS1068 asserts SERR/ whenever the Master Data Parity Error bit in the PCI Status register is set.

1

Register: 0xXX PCI-X Status Read/Write



Reserved

This field is reserved.

Received Split Completion Error Message29The LSISAS1068 sets this bit upon receipt of a splitcompletion message if the split completion error attributebit is set. Write a one (1) to this bit to clear it.

Designed Maximum Cumulative Read Size [28:26]

These read only bits indicate a number greater than or equal to the maximum cumulative size of all outstanding burst memory read transactions for the LSISAS1068 PCI device. The PCI function must report the smallest value that correctly indicates its capability. The LSISAS1068 reports 0b100 in this field to indicate a designed maximum cumulative read size of 16 Kbytes.

Designed Maximum Outstanding Split Transactions

These read only bits indicate a number greater than or equal to the maximum number of all outstanding split transactions for the LSISAS1068 PCI device. The PCI function must report the smallest value that correctly indicates its capability. The LSISAS1068 reports 0b110 in this field to indicate that the designed maximum number of outstanding split transactions is sixteen.

Designed Maximum Memory Read Byte Count

[22:21]

[25:23]

[31:30]

These read only bits indicate a number greater than or equal to the maximum byte count for the LSISAS1068 device. The PCI function uses this count to initiate a sequence with one of the burst memory read commands. The PCI function must report the smallest value that correctly indicates its capability. The LSISAS1068 reports 0b10 in this field to indicate that the designed maximum memory read bytes count is 2048.

Device Complexity

The PCI function clears this read only bit to indicate that the LSISAS1068 is a simple device.

Unexpected Split Completion

The PCI function sets this read only bit when it receives an unexpected split completion. Once set, this bit remains set until software clears it. Write a one (1) to this bit to clear it.

Split Completion Discarded

The PCI function sets this read only bit when it discards a split completion. Once set, this bit remains set until software clears it. Write a one (1) to this bit to clear it.

133 MHz Capable

The MAD[15] Power-On Sense pin controls this read only bit. Allowing the internal pull-downs to pull MAD[15] LOW sets this bit and enables 133 MHz operation of the PCI bus. Pulling MAD[15] HIGH clears this bit and disables 133 MHz operation of the PCI bus. Refer to Section 3.12, "Power-On Sense Pins Description," for more information concerning the Power-On Sense pins.

64-Bit Device

The MAD[14] Power-On Sense pin controls this read only bit. Allowing the internal pull-downs to pull MAD[14] LOW sets this bit and indicates a 64-bit PCI Address/Data bus. Pulling MAD[14] HIGH clears this bit and indicates a 32-bit PCI Address/Data bus. If using the LSISAS1068 on an add-in card, this bit must indicate the size of the card's PCI Address/Data bus. Refer to Section 3.12, "Power-On Sense Pins Description," for more information concerning the Power-On Sense pins.

Bus Number

These read only bits indicate the number of the LSISAS1068 bus segment. The PCI function uses this number as part of its Requester ID and Completer ID. This field is read for diagnostic purposes only.

Device Number

These read only bits indicate the device number of the LSISAS1068. The PCI function uses this number as part of its Requester ID and Completer ID. This field is read for diagnostic purposes only.

4-30

19

18

17

16

[15:8]

[7:3]

Function Number

[2:0]

These read only bits indicate the number in the Function Number field (AD[10:8]) of a Type 0 PCI configuration transaction. The PCI function uses this number as part of its Requester ID and Completer ID. This field is read for diagnostic purposes only.

4.2 PCI I/O Space and Memory Space Register Description

This section describes the host interface registers in the PCI I/O Space and PCI Memory Space. These address spaces contain the Fusion-MPT interface register set. PCI Memory Space [0] and PCI Memory Space [1] form the PCI Memory Space. PCI Memory [0] supports normal memory accesses while PCI Memory Space [1] supports diagnostic memory accesses. For all registers except the Diagnostic Read/Write Data and Diagnostic Read/Write Address registers, access the address offset through either PCI I/O Space or PCI Memory Space [0]. Access to the Diagnostic Read/Write Data and Diagnostic Read/Write Address registers is only through PCI I/O Space. Table 4.6 defines the PCI I/O Space address map.

Table 4.6 PCI I/O Space Address Map

31 16 15	0	Offset	Page
System Doorbell		0x0000	4-32
Write Sequence		0x0004	4-33
Host Diagnostic		0x0008	4-34
Test Base Address		0x000C	4-35
Diagnostic Read/Write Da	ata	0x0010	4-36
Diagnostic Read/Write Add	ress	0x0014	4-36
Reserved		0x0018-0x002F	-
Host Interrupt Status		0x0030	4-37
Host Interrupt Mask		0x0034	4-38
Reserved		0x0038-0x003F	-
Request Queue		0x0040	4-39
Reply Queue		0x0044	4-39
High Priority Request MFA C	lueue	0x0048	4-40
Reserved		0x004C-0x007F	_

Table 4.7 defines the PCI Memory Space [0] address map.

Table 4.7	PCI Memory [0] Address Map
-----------	----------------------------


31	16 15	0	Offset	Page
	System Doorbell		0x0000	4-32
	Write Sequence		0x0004	4-33
	Host Diagnostic		0x0008	4-34
	Test Base Address		0x000C	4-35
	Reserved		0x0010-0x002F	-
	Host Interrupt Status		0x0030	4-37
	Host Interrupt Mask		0x0034	4-38
	Reserved		0x0038-0x003F	-
	Request Queue		0x0040	4-39
	Reply Queue		0x0044	4-39
	High Priority Request MFA Queue		0x0048	4-40
	Reserved		0x004C-0x007F	-
	Shared Memory		0x0080- 0x(Sizeof(Mem0)-1)	-

Table 4.8 defines the PCI Memory Space [1] address map.

Table 4.8 PCI Memory [1] Address Map

31	16 15	0
	Diagnostic Memory	0x0000- 0x(Sizeof(Mem1)-1)

A bit level description of the PCI Memory and PCI I/O Spaces follows.



													S	Syste	em	Doc	orbe	II													
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The System Doorbell register is a simple message passing mechanism that allows the system to pass single word messages to the embedded IOP processor and vice-versa.

When a host system PCI master writes to the Host Registers->Doorbell register, the LSISAS1068 generates a maskable interrupt to the IOP. The value written by the host system is available for the IOP to read in the

31

System Interface Registers->Doorbell register. The IOP clears the interrupt status after reading the value.


Conversely, when the IOP processor writes to the System Interface Registers->Doorbell register, the LSISAS1068 generates a maskable interrupt to the PCI system. The host system can read the value written by the IOP in the Host Registers->Doorbell register. The host system clears the interrupt status bit and interrupt pin by writing any value to the Host Registers->Interrupt Status register.

Host Doorbell Value

[31:0]

During a write, this register contains the doorbell value that the host system passes to the IOP. During a read, this register contains the doorbell value that the IOP passes to the host system.

Register: 0x04 Write Sequence Read/Write



The Write Sequence register provides a protection mechanism against inadvertent writes to the Host Diagnostic register.

Reserved

[31:4]


This field is reserved.

Write I/O Key

[3:0]

To enable write access to the Diagnostic Read/Write Data, Diagnostic Read/Write Address, and Host Diagnostic register, perform six data-specific writes to the Write I/O Key. Writing an incorrect value to the Write I/O Key invalidates the key sequence and the host must rewrite the entire sequence. The Write I/O Key sequence is: 0x00FF, 0x0004, 0x000B, 0x0002, 0x0007, and 0x000D. To disable write access to the Diagnostic Read/Write Data, Diagnostic Read/Write Address, and Host Diagnostic registers, perform a write of any value, except the Write I/O Key sequence, to the Write Sequence register. The Diagnostic Write Enable bit, bit 7 in the Host Diagnostic register, indicates the write access status.

Register: 0x08 Host Diagnostic Read/Write



The Host Diagnostic register contains diagnostic controls and status information. This register can only be written when bit 7 of this register is set. This bit is set by writing the correct key sequence to the Write Sequence register.

Reserved

This field is reserved.

Clear Flash Bad Signature

Writing a one (1) to this bit clears the Flash Bad Signature setting within the LSISAS1068. This bit is self-clearing.

Prevent IOC Boot

Setting this bit prevents the IOP from rebooting after a reset.

Reserved

This field is reserved.

Diagnostic Write Enable

The LSISAS1068 sets this read only bit when the host writes the correct Write I/O Key to the Write Sequence register. The LSISAS1068 clears this bit when the host writes a value other than the Write I/O Key to the Write Sequence register.

Flash Bad Signature

The LSISAS1068 sets this bit if the IOP ARM966E-S[™] processor encounters a bad flash signature when booting from flash ROM. The LSISAS1068 also sets the DisARM bit (bit 1 in this register) to hold the IOP ARM processor in a reset state. The LSISAS1068 maintains this state until the PCI host clears both the Flash Bad Signature and DisARM bits.

Reset History

The LSISAS1068 sets this bit if it experiences a Power On Reset (POR), PCI Reset, or TestReset/.

[31:11]

10

9

8

7

6

Diagnostic Read/Write Enable

Setting this bit enables access to the Diagnostic Read/Write Data and Diagnostic Read/Write Address registers.

TTL Interrupt

Setting this bit configures PCI INTA/ as a TTL output. Clearing this bit configures PCI INTA/ as an open-drain output. Use this bit for test purposes only.

Reset Adapter

Setting this write only bit causes a hard reset within the LSISAS1068. The bit self-clears after eight PCI clock periods. After deasserting this bit, the IOP ARM processor executes from its default reset vector.


DisARM

Setting this bit disables the ARM processor.

Diagnostic Memory Enable

Setting this bit enables diagnostic memory accesses through PCI Memory Space [1]. Clearing this bit disables diagnostic memory accesses to PCI Memory Space [1] and returns 0xFFFF on reads.

Register: 0x0C Test Base Address Read/Write



The Test Base Address register specifies the base address for Memory Space [1] accesses.

Test Base Address[31:10]The number of significant bits is determined by the size

The number of significant bits is determined by the size of the PCI Memory Space [1] in the NVData image.

Reserved

This field is reserved.

[9:0]

4


3

2

1

0

Register: 0x10 Diagnostic Read/Write Data Read/Write



This register reads or writes Dword locations on the LSISAS1068 internal bus. This register is only accessible through PCI I/O Space and returns 0xFFFFFFF if read through PCI Memory Space. The host can enable write access to this register by writing the correct Write I/O Key to the Write Sequence register and setting bit 4, the Diagnostic Write Enable bit, of the Host Diagnostic register. A write of any value other than the correct Write I/O Key to the Write Sequence register disables write access to this register.

> Diagnostic Read/Write Data [31:0] Using this register, the LSISAS1068 reads/writes data at the address that the Diagnostic Read/Write Address register specifies.

Register: 0x14 Diagnostic Read/Write Address Read/Write

31				24 23 16 15 8 7												0															
											D	iag	nos	tic F	Read	d/W	rite	Add	dres	s											
0	0	0	0	0	0 0 0 0 0 0 0 0								0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

The Diagnostic Read/Write Address register specifies a Dword location on the internal bus. The address increments by a Dword whenever the host system accesses the Diagnostic Read/Write Address register. This register is only accessible through PCI I/O Space and returns 0xFFFFFFF if read through PCI Memory Space. The host can enable write access to this register by writing the correct Write I/O Key to the Write Sequence register and setting bit 4, the Diagnostic Write Enable bit, of the Host Diagnostic register. A write of any value other than the correct Write I/O Key to the Write Sequence register disables write access to this register.

Diagnostic Read/Write Address

[31:0]

This register holds the address that the Diagnostic Read/Write Data register writes data to or reads data from.

Register: 0x30 Host Interrupt Status **Read/Write**

31							24	23							16	15							8	7							0
													Ho	st Ir	nterr	upt	Sta	itus													
0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	0	Х	Х	0

The Host Interrupt Status register provides read only interrupt status information to the PCI Host. A write to this register of any value clears the associated System Doorbell interrupt.

IOP Doorbell Status

The LSISAS1068 sets this bit when the IOP receives a message from the system doorbell but has yet to process it. The IOP processes the System Doorbell message then clears the corresponding system request interrupt.

Reserved

This field is reserved.

Reply Interrupt

The LSISAS1068 sets this bit when the Reply Post FIFO is not empty. The LSISAS1068 generates a PCI interrupt when this bit is set and the corresponding mask bit in the Host Interrupt Mask register is cleared.

Reserved

This field is reserved.

System Doorbell Interrupt

The LSISAS1068 sets this bit when the IOP writes a value to the System Doorbell. The host can clear this bit by writing any value to this register. The LSISAS1068 generates a PCI interrupt when this bit is set and the corresponding mask bit in the Host Interrupt Mask register is cleared.

31


[30:4]

3

0

[2:1]

Register: 0x34 Host Interrupt Mask Read/Write



The Host Interrupt Mask register masks and/or routes the interrupt conditions that the Host Interrupt Status register reports.

Reserved

[31:10]

This field is reserved.

Interrupt Request Routing Mode

[9:8]

This field routes PCI interrupts to the INTA/ or ALT_INTA/ pins according to the bit encodings in Table 4.9. If the host system enables MSI or MSI-X, the LSISAS1068 does not signal PCI interrupts on the INTA/ or ALT_INTA/ pins.

Table 4.9 Interrupt Signal Routing

Bits [9:8] Encodings	Interrupt Signal Routing
0b00	INTA/ and ALT_INTA/
0b01	INTA/ Only
0b10	ALT_INTA/ Only
0b11	INTA/ and ALT_INTA/

Reserved

[7:4]

This field is reserved.

Reply Interrupt Mask

3

Setting this bit masks reply interrupts and prevents the assertion of a PCI interrupt for all reply interrupt conditions.

Reserved

This field is reserved.


Doorbell Interrupt Mask

0

[2:1]

Setting this bit masks System Doorbell interrupts and prevents the assertion of a PCI interrupt for all System Doorbell interrupt conditions.

Register: 0x40 Request Queue Read/Write



The Request Queue accepts Request Post MFAs from the host system on writes.

Request Queue [31:0] For reads, this register contains 0xFFFFFFF. For writes, the register contains the Request Post MFA.

Register: 0x44 Reply Queue Read/Write

31	31 24 23					16 15 8 7						0																			
	Reply Queue																														
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

The Reply Queue provides Reply Post MFAs to the host system on reads and accepts Reply Free MFAs from the host system on writes.

Reply FIFO

[31:0]

For reads, this register contains the Reply Post MFA. For writes, the register contains the Reply Free MFA.

Register: 0x48 High Priority Request MFA Queue Read/Write

31	1 24 23 16 15					8	7							0																	
	High Priority Request MFA Queue																														
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

The High Priority Request Queue accepts High Priority Request Post MFAs from the host on writes. The High Priority Request Post Queue is similar to the Request Post Queue, except that the LSISAS1068 processes requests from the High Priority Request Post FIFO before processing requests from the Request Post Queue.

High Priority Request MFA [31:0]

For reads, this register contains 0xFFFFFFF. For writes, the register contains the High Priority Request Post MFA.

Chapter 5 Specifications

This chapter specifies the LSISAS1068 electrical and mechanical characteristics. It is divided into the following sections:

- Section 5.1, "DC Characteristics"
- Section 5.2, "AC Characteristics"
- Section 5.3, "External Memory Timing Diagrams"
- Section 5.4, "Pinout"
- Section 5.5, "Package Drawings"

Please refer to the *PCI Local Bus Specification*, the *PCI-X Addendum to the PCI Local Bus Specification*, and the *Serial Attached SCSI Standard* for timing information. The LSISAS1068 timings conform to the information that these specifications provide.

5.1 DC Characteristics

This section of the manual describes the LSISAS1068 DC characteristics. Tables 5.1 through 5.22 give current and voltage specifications.

Table 5.1 Absolute Maximum Stress Ratings¹

Symbol	Parameter	Min	Max	Unit	Test Conditions
T _{STG}	Storage Temperature	-65	150	°C	-
V _{DD-Core}	Supply Voltage	-0.3	2.0	V	-
V _{DD-IO}	I/O Supply Voltage	-0.3	3.96	V	-
I _{LP}	Latch-up Current	150	_	mA	EIA/JESD78
ESD _{HBM}	Electrostatic Discharge - Human Body Model (HBM)	_	2000	V	JESD-A114-B

1. Stresses beyond those listed above can damage the device. These are stress ratings only; functional operation of the device at or beyond these values is not implied.

Table 5.2 Operating Conditions¹

Symbol	Parameter	Min	Nominal	Max	Unit	Test Conditions
V _{DD-Core}	Core and Analog Supply Voltage	1.14	1.20	1.26	V	_
V _{DD-IO}	I/O Supply Voltage	2.97	3.3	3.63	V	-
I _{DD-Core}	Core and Analog Supply Current (dynamic) ²	-	1.55	1.85	A	_
I _{DD-I/O}	I/O Supply Current (dynamic) ³	-	0.2	1.0	A	_
Тj	Junction Temperature	-	-	115	°C	-
T _A	Operating Free Air	0	-	70	°C	-
θ_{JA}	Thermal Resistance (junction to ambient air) ⁴	-	15.4	-	°C/W	0 Linear Feet/Minute

1. Conditions that exceed the operating limits can cause the device to function incorrectly.

2. Core and analog supply only.

3. These numbers are specified for the design of the I/O power network. Not all of the I_{DD-I/O} supplied to the LSISAS1068 dissipates on-chip.

4. LSI Logic recommends using a heat sink for the LSISAS1068. See the LSISAS1068 Design Considerations SEN for more detail.

Speed and Technology	Parameter	Min V _{p-p} Inside EYE	Max V _{p-p} Outside EYE	Unit
SAS - 1.5 Gbit/s	Peak-to-Peak Voltage (V _{p-p})	1050	1180	mV
SAS - 3.0 Gbit/s	V _{p-p}	1658	1780	mV
SATA - 1.5 Gbit/s	V _{p-p}	476	620	mV
SATA - 3.0 Gbit/s	V _{p-p}	505	694	mV

 Table 5.3
 GigaBlaze Transmitter Voltage Characteristics—TX[7:0]¹

1. For more information concerning the SAS/SATA GigaBlaze transceivers, refer to the Serial Attached SCSI standard, version 1.0.

Table 5.4	GigaBlaze Receiver Voltage Characteristics—RX[7:0] ¹

Parameter	Min	Max	Unit	Condition
V _{p-p} – OOB	150	-	mV	Inside EYE
V _{p-p} – normal operation	275	_	mV	Inside EYE

1. For more information concerning the SAS/SATA GigaBlaze transceivers, refer to the Serial Attached SCSI standard, version 1.0.

Table 5.5 GigaBlaze Transceiver Rise/Fall Characteristics— TX[7:0], RX[7:0]¹

Speed and Technology	Nominal Rise Time	Nominal Fall Time	Specified Range	Unit
SAS - 1.5 Gbit/s	141	153	67 - 273	psec
SAS - 3.0 Gbit/s	129	125	67 - 137	psec
SATA - 1.5 Gbit/s	141	141	100 - 273	psec
SATA - 3.0 Gbit/s	112	112	66.6 - 136.6	psec

1. For more information concerning the SAS/SATA GigaBlaze transceivers, refer to the Serial Attached SCSI standard, version 1.0.

Parameter	Min	Мах	Unit
V _{il}	-0.5	0.35 imes VDDIO	V
V _{ih}	0.5 imes VDDIO	VDDIO + 0.5	V
l _{in}	-10	10	μΑ

Table 5.6 PCI-X Input Signals—CLK, RST/, GNT/, IDSEL, ALT_GNT/, CPCI64_EN/

Table 5.7 PCI-X Output Signals—REQ/, INTA/, ALT_INTA/

Parameter	Min	Max	Unit	Condition
V _{ol}	_	$0.1 \times VDDIO$	V	I _{out} = 1500 μA
V _{oh}	0.9 imes VDDIO	_	V	I _{out} = -500 μA
I _{oz}	-10	10	μΑ	_

 Table 5.8
 PCI-X Bidirectional Signals—AD[63:0], C_BE[7:0]/,

 CPCI_ENUM/, PAR, PAR64, ACK64/, REQ64/, FRAME/,
 IRDY/, TRDY/, DEVSEL/, STOP/, PERR/, SERR/

Parameter	Min	Max	Unit	Condition
V _{il}	-0.5	0.35 imes VDDIO	V	-
V _{ih}	0.5 imes VDDIO	VDDIO + 0.5	V	_
V _{ol}	_	$0.1 \times VDDIO$	V	I _{out} = 1500 μA
V _{oh}	$0.9 \times VDDIO$	_	V	I _{out} = -500 μA
I _{oz}	-10	10	μΑ	_

Table 5.9 Inputs—ZCR_EN/, CPCI_EN/, TN/, UART_RX

Parameter	Min	Max	Unit
V _{il}	VSS - 0.5	0.8	V
V _{ih}	2	VDD + 0.3	V
l _{in}	-10	10	μΑ
I _{pull-up}	70	200	μΑ

Parameter	Min	Мах	Unit
V _{il}	VSS - 0.5	0.8	V
V _{ih}	2	VDD + 0.3	V
l _{in}	-10	10	μΑ
I _{pull-down}	70	350	μA

Table 5.10 Inputs—CPCI_SWITCH, MODE[5:0], SCAN_ENABLE, SCAN_MODE, FSEL_A

Table 5.11 Schmitt Trigger Inputs—TST_RST/, TCK, TRST/, TDI, TMS, TCK_ICE, TRST_ICE/, TDI_ICE, TMS_ICE

Parameter	Min	Nom	Мах	Unit
VT+	-	1.6	2	V
VT-	1	1.2	-	V
Hysteresis	0.3	0.4	-	V
l _{in}	-10	_	10	μA
I _{pull-up}	70	105	200	μA

Table 5.12 Schmitt Trigger Inputs—REFCLK_B, SIO_DIN_A, SIO_DIN_B

Parameter	Min	Nom	Max	Units
VT+	_	1.6	2	V
VT-	1	1.2	_	V
Hysteresis	0.3	0.4	_	V
l _{in}	-10	_	10	μΑ
I _{pull-down}	70	140	350	μΑ

Table 5.13 10 mA, 3-State Outputs—CPCI_LED/, HB_LED/

Parameter	Min	Мах	Unit
V _{ol}	_	0.4	V
V _{oh}	2.4	_	V
I _{oz}	-10	10	μΑ

Table 5.145 mA, 3-State Outputs—TDO, TDO_ICE, RTCK_ICE,
SIO_CLK_A, SIO_CLK_B, SIO_DOUT_A, SIO_DOUT_B,
SIO_END_A, SIO_END_B

Parameter	Min	Мах	Unit
V _{ol}	-	0.4	V
V _{oh}	2.4	-	V
I _{oz}	-10	10	μΑ

Table 5.15 8 mA Outputs—MCLK, ADSC/, ADV/, BWE[3:0]/, MWE[1:0]/, MOE[1:0]/, PBSRAM_CS/, FLASH_CS/, NVSRAM_CS/

Parameter	Min	Мах	Unit
V _{ol}	-	0.4	V
V _{oh}	2.4	_	V
I _{oz}	-10	10	μΑ

Table 5.16 5 mA Outputs—UART_TX

Parameter	Min	Мах	Unit
V _{ol}	_	0.4	V
V _{oh}	2.4	_	V
l _{oz}	-10	10	μA

Table 5.17 4 mA Outputs—PROCMON

Parameter	Min	Мах	Unit
V _{ol}	_	0.4	V
V _{oh}	2.4	_	V
I _{oz}	-10	10	μA

Parameter	Min	Мах	Unit
V _{il}	VSS - 0.5	0.8	V
V _{ih}	2	VDD + 0.3	V
V _{ol}	-	0.4	V
V _{oh}	2.4	_	V
I _{oz}	-10	10	μΑ
I _{pull-down}	70	350	μΑ

Table 5.18 8 mA Bidirectional Signals—MAD[31:0]

Table 5.19 8 mA Bidirectional Signals—MADP[3:0]

Parameter	Min	Мах	Unit
V _{il}	VSS - 0.5	0.8	V
V _{ih}	2	VDD + 0.3	V
V _{ol}	-	0.4	V
V _{oh}	2.4	_	V
I _{oz}	-10	10	μΑ
I _{pull-up}	70	200	μΑ

Table 5.20 5 mA Bidirectional Signals—SERIAL_CLK, SERIAL_DATA, ISTWI_CLK, ISTWI_DATA, GPIO[3:0], FAULT_LED[7:0]/, ACTIVE_LED[7:0]/

Parameter	Min	Max	Unit
V _{il}	VSS - 0.5	0.8	V
V _{ih}	2	VDD + 0.3	V
V _{ol}	-	0.4	V
V _{oh}	2.4	_	V
I _{oz}	-10	10	μΑ
I _{pull-up}	70	200	μΑ

Parameter	Min	Nominal	Мах	Unit
V _{in_cm}	1.6	2.0	2.4	V
V _{in_diff_pp}	0.6	-	2.0	V
V _{il}	0.6	-	2.1	V
V _{ih}	1.9	-	3.4	V
l _{in}	-10	-	10	μΑ

Table 5.21 PECL Buffer Signals—REFCLK_P, REFCLK_N

Table 5.22Capacitance¹

Capacitance	Value
C _{in}	3.5 pF
Co _{ut}	3.5 pF
C _{io} (PCI-X pads)	5 pF

1. Capacitance values do not include package capacitance.

5.2 AC Characteristics

The AC characteristics described in this section apply over the entire range of operating conditions (refer to Section 5.1, "DC Characteristics"). Chip timing is based on simulation at worst case voltage, temperature, and processing. Timing was developed with a load capacitance of 50 pF, which does not include the PCI/PCI-X pads. The PCI/PCI-X pads are specified as 10 pF loads. Table 5.23 and Figure 5.1 provide external clock timing data.


Table 5.23	External	Clock
------------	----------	-------

		133 MHz PCI-X		66 MHz PCI-X		66 MHz PCI		33 MHz PCI		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
t ₁	PCI Bus clock period ¹	7.5	20	15	20	15	30	30	250	ns
t ₂	PCI CLK LOW time ²	3	-	6	_	6	-	11	-	ns
t ₃	PCI CLK HIGH time	3	-	6	_	6	-	11	-	ns
t ₄	PCI CLK slew rate	1.5	4	1.5	4	1.5	4	1	4	V/ns

1. For frequencies above 33 MHz, the clock frequency can not be changed beyond the spread spectrum limits except while RST/ is asserted.

2. Duty cycle not to exceed 60/40.

Figure 5.1 External Clock



Reset and Interrupt Timing – Table 5.24 and Figure 5.2 provide reset input timing data.

Table 5.24 Reset Input

Symbol	Parameter	Min	Max	Units
t ₁	Reset pulse width	10	-	ns
t ₂	Reset deasserted setup to CLK HIGH	0	-	ns
t ₃	MAD setup time to CLK HIGH (for configuring the MAD bus only)	20	-	ns
t ₄	MAD hold time from CLK HIGH (for configuring the MAD bus only)	20	-	ns

Figure 5.2 Reset Input





Table 5.25 and Figure 5.3 provide Interrupt Output timing data.

Table 5.25Interrupt Output

Symbol	Parameter	Min	Max	Units
t ₁	CLK HIGH to IRQ/ LOW	2	11	ns
t ₂	CLK HIGH to IRQ/ HIGH	2	11	ns
t ₃	IRQ/ deassertion time	3	-	CLK

Figure 5.3 Interrupt Output



5.3 External Memory Timing Diagrams

This section provides timing information and examples for the external memory options available for use with the LSISAS1068.

Symbol	Parameter	Min	Max	Unit
t ₄	Flash Address Setup to FLASH_CS/ (Write)	20	-	ns
t ₅	Flash Address Setup to BWE/ (Write Enables)	10	_	ns
t ₆	FLASH_CS/ Width (Write)	60	400	ns
t ₇	Flash Write Recover	40	_	ns
-	Flash ROM Write Cycle Time	120	460	ns

Table 5.26 Flash Write Timing Parameters




Table 5.27 Flash Read Timing Parameters

Symbol	Parameter	Min	Max	Unit
t ₁	Flash Address Setup to FLASH_CS/ (Read)	10	-	ns
t ₂	FLASH_CS/ Width (Read)	60	400	ns
t ₃	Flash Read Recover (back-to-back access)	10	-	ns
-	Flash ROM Read Cycle Time	70	420	ns




Figure 5.5 Flash Read

Table 5.28 NVRAM Read Timing Parameters

Symbol	Parameter	Min	Max	Unit
t ₁	NVRAM Address Setup to NVRAM_CS/ (Read)	10	-	ns
t ₂	NVRAM_CS/ Width (Read)	15	400	ns
t ₃	NVRAM Read Recover (back-to-back access)	10	-	ns
-	NVRAM Read Cycle Time	25	420	ns





Figure 5.6 NV Read

Table 5.29 NVRAM Write Timing Parameters

Symbol	Parameter	Min	Max	Unit
t ₄	NVRAM Address Setup to NVRAM_CS/ (Write)	10	_	ns
t ₅	NVRAM Address Setup to BWE/ (Write Enables)	10	_	ns
t ₆	NVRAM_CS/ Width (Write)	15	400	ns
t ₇	NVRAM Write Recover	0	40	ns
-	NVRAM Write Cycle Time	25	460	ns

Figure 5.7 NV Write



5.4 Pinout

Table 5.30 provides the signal listing by signal name. Table 5.31 provides the BGA pin listing. Figure 5.8 provides a BGA diagram.

Table 5.30 Listing by Signal Name¹

Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin
ACK64/ ACTIVE_LED[0]/ ACTIVE_LED[2]/ ACTIVE_LED[2]/ ACTIVE_LED[3]/ ACTIVE_LED[3]/ ACTIVE_LED[4]/ ACTIVE_LED[5]/ ACTIVE_LED[6]/ ACTIVE_LED[6]/ ACTIVE_LED[6]/ AD[1] AD[2] AD[1] AD[2] AD[3] AD[4] AD[5] AD[4] AD[5] AD[4] AD[5] AD[4] AD[5] AD[4] AD[5] AD[10] AD[10] AD[11] AD[12] AD[13] AD[14] AD[14] AD[15] AD[14] AD[16] AD[17] AD[16] AD[17] AD[18] AD[19] AD[20] AD[21] AD[22] AD[23] AD[24] AD[25] AD[25] AD[26] AD[27] AD[26] AD[27] AD[28] AD[20] AD[23] AD[24] AD[23] AD[24] AD[23] AD[24] AD[23] AD[24] AD[23] AD[24] AD[23] AD[24] AD[23] AD[24] AD[23] AD[24] AD[23] AD[23] AD[23] AD[23] AD[33] AD[34] AD[34] AD[33] AD[34] AD[39] AD[30]	AC16 H6 H4 F1 J3 G1 AC14 AB16 AB14 AC15 AB14 AC15 AB14 AC15 AB14 AC15 AB14 AC15 AB14 AC15 AE13 AF12 AC13 AF12 AC13 AF10 AE10 AE10 AE10 AE10 AE10 AE10 AE10 AE	AD[41] AD[42] AD[44] AD[44] AD[44] AD[44] AD[44] AD[44] AD[47] AD[48] AD[50] AD[50] AD[50] AD[51] AD[52] AD[53] AD[53] AD[54] AD[55] AD[56] AD[56] AD[57] AD[56] AD[60] AD[61] AD[61] AD[61] AD[62] AD[63] AD[63] ADSC/ ADV/ ALT_GNT/ BZR_SET BZVDD BWE[0]/ BWE[1]/ BWE[2]/ BWE[2]/ BWE[3]/ C_BE[2)/ C_BE[2)/ C_BE[2)/ C_BE[2)/ C_BE[2)/ C_BE[2)/ C_BE[5)/ C_BE[5)/ C_BE[5)/ C_BE[5)/ C_BE[5)/ C_BE[5)/ C_BE[5)/ C_BE[5)/ C_BE[5)/ C_BE[5)/ C_BE[5)/ C_BE[6)/ C_BE[2)/ CCBE[5]/ CCBE[5]/ CC	AD25 AC23 AC22 Y20 AD22 AA20 AA20 AA23 AB21 AC21 AC21 AC21 AC22 AC22 AC22 AC22 AC	ECC4 ECC5 FAULT_LED[0]/ FAULT_LED[1]/ FAULT_LED[2]/ FAULT_LED[3]/ FAULT_LED[6]/ FAULT_LED[6]/ FAULT_LED[6]/ FAULT_LED[6]/ FAULT_LED[7]/ FAULT_LED[7]/ FAULT_LED[7]/ FAULT_LED[7]/ FAULT_LED[7]/ FAULT_LED[7]/ FAULT_LED[7]/ FSELA GNT/ GPI0[0] GPI0[2]	$ \begin{array}{c} {\sf AB1} \\ {\sf V5} \\ {\sf H1} \\ {\sf K4} \\ {\sf K4} \\ {\sf L23} \\ {\sf AB9} \\ {\sf EC2} \\ {\sf P54} \\ {\sf R1} \\ {\sf A23} \\ {\sf P54} \\ {\sf R1} \\ {\sf R23} \\ {\sf A22} \\ {\sf F26} \\ {\sf R225} \\ {\sf R23} \\ {\sf L256} \\ {\sf R225} \\ {\sf R$	MAD[25] MAD[26] MAD[27] MAD[28] MAD[29] MAD[30] MAD[31] MCLK MODE[1] MODE[1] MODE[2] MODE[3] MODE[4] MODE[5] MOE0/ MOE1/ MADP[0] MADP[1] MADP[1] MADP[1] MADP[1] MADP[1] MADP[1] MADP[1] MADP[1] MADP[1] MADP[1] MADP[1] MADP[1] MADP[2] MADP[1] MADP[2] MADP[2] MADP[1] MADP[2] MADP[1] MADP[2] MADP[1] MADP[1] MADP[2] MADP[$\begin{array}{c} \mathbb{V}_{24} \\ \mathbb{U}_{24} \\ \mathbb{U}_{23} \\ \mathbb{W}_{26} \\ \mathbb{T}_{21} \\ \mathbb{W}_{23} \\ \mathbb{P}_{23} \\ \mathbb{P}_{23} \\ \mathbb{P}_{23} \\ \mathbb{P}_{23} \\ \mathbb{P}_{24} \\ \mathbb{P}_{26} \\ \mathbb{P}_{26} \\ \mathbb{P}_{22} \\ \mathbb{P}_{26} \\ \mathbb{P}_{26} \\ \mathbb{P}_{22} \\ \mathbb{P}_{26} \\ \mathbb{P}_{26} \\ \mathbb{P}_{21} \\ \mathbb{P}_{26} \\ \mathbb{P}_{21} \\ \mathbb{P}_{22} \\ \mathbb{P}_{22} \\$

Pad locations marked N/C are not internally connected to the LSISAS1068 silicon. Pad locations marked RESERVED are for LSI Logic factory test use only. Refer to Section 3.10, "JTAG and Test Signals" to determine how to terminate the RESERVED pads.

Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin
N/C N/C N/C N/C N/C N/C N/C N/C N/C N/C	U21 U22 V22 W6 Y77 AA78 AA93 AA134 AA93 AA157 AA89 AA134 AA93 AA157 AA893 AA134 AA93 AA157 AA157 AA5777 AA5777 AA577 AA5777 AA5777 AA5777 AA5777 AA5777 AA5777 AA57777 AA577777777	RX0+ RX0- RX1+ RX1- RX2+ RX2- RX3+ RX3- RX4+ RX5- RX6+ RX6- RX7+ RX7- RX_VDD0 RX_VDD1 RX_VDD1 RX_VDD2 RX_VDD2 RX_VDD3 RX_VDD3 RX_VDD2 RX_VDD3 RX_VDD4 RX_VDD5 RX_VDD5 RX_VDD5 RX_VSS0 RX_VSS1 RX_VSS1 RX_VSS2 RX_VSS3 RX_VSS4 RX_VSS5 RX_VSS5 RX_VSS6 RX_VSS7 RXB_VDD0 RXB_VDD1 RXB_VDD2 RXB_VDD2 RXB_VDD3 RXB_VDD3 RXB_VDD3 RXB_VDD5 RXB_VDD5 RXB_VDD5 RXB_VDD5 RXB_VDD5 RXB_VDD5 RXB_VDD5 RXB_VDD5 RXB_VDD5 RXB_VDD5 RXB_VDD5 RXB_VDD5 RXB_VDD5 RXB_VDD5 RXB_VDD5 RXB_VDD5 RXB_VDD5 RXB_VDD5 RXB_VDD5 RXB_VSS0 RXB_VSS0 RXB_VSS1 RXB_VSS0 RXB_VSS5 RXB_VSS5 RXB_VSS5 RXB_VSS5 RXB_VSS5 RXB_VSS6 RXB_VSS5 RXB_VSS5 RXB_VSS6 RXB_VSS5 RXB_VSS6 RXB_VSS6 RXB_VSS6 RXB_VSS7 SCAN_ENABLE SCAN_MODE SERIAL_CLK	$ B24 \\ B25 \\ B20 \\ B21 \\ A19 \\ A10 \\ A17 \\ B17 \\ A10 \\ A11 \\ B8 \\ A8 \\ B7 \\ B21 \\ B10 \\ D19 \\ C18 \\ B7 \\ B10 \\ D17 \\ E12 \\ C9 \\ F17 \\ C19 \\ E12 \\ C19 \\ E11 \\ C10 \\ E12 \\ C10 \\ E11 \\ C10 \\ C10 \\ E11 \\ C10 \\ C10$	SIO_DOUT_B SIO_END_A SIO_END_B SPARE2 SPARE3 STOP/ TCK TCK_ICE TDI TDI_ICE TDIODE_P TDIODE_VSS TDO_ICE TMS_ICE TN/ TRST/ TRST/ TRST/ TRST/ TRST/ TRST/ TRST/ TRST/ TST_RST/ TST_RST/ TX1+ TX2- TX3+ TX2+ TX2- TX3+ TX4+ TX2- TX3+ TX4+ TX5- TX6+ TX7+ TX5- TX6+ TX7+ TX5- TX6+ TX7+ TX5- TX6- TX7+ TX-VDD0 TX_VDD1 TX_VSS0 TX_VSS6 TX_VSS6 TX_VSS7 TX_VSS6 TX_VSS7 TXB_VDD1	$\begin{array}{c} M6\\ C24\\ L1\\ G222\\ AF7\\ N5\\ R6\\ P2\\ N23\\ R4\\ P1\\ V1\\ N4\\ F6\\ B233\\ A22\\ A21\\ B18\\ A18\\ A15\\ A9\\ B6\\ A5\\ B4\\ A33\\ B18\\ C114\\ D10\\ B4\\ E5\\ B16\\ E11\\ A7\\ F7\\ C18\\ F7\\ C18\\ F12\\ F12\\ F12\\ F12\\ F12\\ F12\\ F12\\ F12$	TXB_VDD5 TXB_VDD6 TXB_VDD7 TXB_VSS0 TXB_VSS1 TXB_VSS1 TXB_VSS3 TXB_VSS3 TXB_VSS3 TXB_VSS6 TXB_VSS6 TXB_VSS7 UART_RX UART_RX UART_RX UART_RX VDD2 VDD2 VDD2 VDD2 VDD2 VDD2 VDD2 VDD	E10 C8 G7 E19 E14 D11 F10 E23 HK11 K15 K17 L10 L14 K113 M15 N10 N12 N16 P17 P17 R12 R14 E11 U12 U14 E23 HK11 K15 K17 L10 L14 L16 M13 N10 P17 R12 R16 R11 U12 U14 E23 HK11 K15 K17 L10 L14 L16 L14 L16 L14 K15 K17 L10 L14 L16 L14 L16 L16 L16 L16 L16 L16 L16 L16 L16 L16

Table 5.30 Listing by Signal Name (Cont.)¹

Pad locations marked N/C are not internally connected to the LSISAS1068 silicon. Pad locations marked RESERVED are for LSI Logic factory test use only. Refer to Section 3.10, "JTAG and Test Signals" to determine how to terminate the RESERVED pads.

Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin
VDDI033 VDDI03	F2 F25 G29 G112G13 G145G17 G217 J20 K2 L2 L7 L225 M20 N20 P7 P222 R7 R225 T7 U2 V2 V7 V20 V20 V20 V20 V20 V20 V20 V20 V20 V20	VDDI033 VDSS VSS VSS VSS VSS VSS VSS VSS VSS VS	Y14 Y15 Y16 Y17 Y18 Y125 AA22 AB22 AB22 AB22 AB22 AB22 AB22 AB	×\$\$\$\$ >>\$\$ >>\$\$ >>\$\$ >>\$\$ >>\$\$ >>\$\$ >>\$	H9 H10 H11 H12 H13 H15 H167 H18 J19 J19 K8 K102 K169 J19 K8 K102 K169 J19 K8 K102 K169 J19 K8 K102 K169 J19 K8 K102 K169 K11 L13 L13 L13 K8 K102 K169 K113 K113 K113 K113 K113 K113 K113 K11	VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS	R17 R19 R24 T3 T8 T10 T12 T14 U13 U15 U17 U19 V8 V19 W8 W9 W10 W11 W12 W13 W14 W15 W16 W17 W18 W14 W15 W16 W17 W18 W19 Y3 Y24 AD5 AD15 AD16 AD20 AD21 AE1 AE26 AF25 W1

Table 5.30 Listing by Signal Name (Cont.)¹

Pad locations marked N/C are not internally connected to the LSISAS1068 silicon. Pad locations marked RESERVED are for LSI Logic factory test use only. Refer to Section 3.10, "JTAG and Test Signals" to determine how to terminate the RESERVED pads.

Signal	Pin	Signal	Pin	Signal	Pin	Signal	l Pin
A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A13 A14 A15 A16 A17 A12 A13 A14 A15 A16 A17 A12 A13 A14 B12 B2 B2 B2 B2 B2 B2 B1 B12 B13 B14 B15 B16 B17 B18 B19 B20 B21 B22 B23 B22 C2 C3 C2 C3 C1 C2 C3 C1 C2 C3 C1 C2 C3 C1 C2 C3 C2 C3 C1 C2 C3 C1 C2 C3 C1 C2 C3 C1 C2 C3 C1 C1 C2 C3 C1 C1 C2 C3 C1 C1 C2 C3 C1 C1 C2 C3 C1 C1 C2 C3 C1 C1 C2 C3 C1 C1 C2 C3 C1 C1 C2 C3 C1 C1 C2 C3 C1 C1 C2 C3 C1 C1 C2 C3 C1 C1 C2 C3 C1 C1 C1 C2 C3 C1 C1 C1 C2 C3 C1 C1 C1 C2 C3 C1 C1 C1 C2 C3 C1 C1 C2 C3 C1 C1 C1 C2 C3 C1 C2 C3 C1 C1 C2 C3 C1 C2 C3 C1 C2 C3 C1 C2 C3 C1 C2 C3 C1 C1 C2 C3 C1 C1 C2 C3 C1 C1 C2 C3 C1 C1 C2 C3 C1 C2 C3 C1 C1 C2 C3 C1 C1 C2 C3 C1 C1 C2 C3 C1 C2 C3 C1 C1 C2 C3 C1 C1 C2 C3 C1 C1 C1 C2 C1 C1 C2 C3 C1 C1 C1 C2 C1 C1 C2 C3 C1 C1 C1 C2 C1 C1 C2 C1 C1 C2 C1 C1 C1 C1 C1 C1 C1 C1 C1 C1 C1 C1 C1	VSS TX7- TX7+ TX5+ TX5+ TX5+ TX4+ RX4- RX5- TX4+ RX4- RX4- RX5- VD03 TX3- TX3- TX3+ RX3+ TX2- RX2+ RX2- RX2+ RX2- RX2+ RX2- RX1+ TX1+ TX1+ TX1+ TX1+ TX1+ TX1+ TX1+ T	C12 C13 C14 C15 C16 C17 C18 C20 C21 C22 C23 C24 C25 C26 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 C17 C18 C25 C26 D1 D1 D20 D10 D11 D12 D13 D14 D15 D16 D17 D18 D10 D12 D23 D24 D25 C26 D17 D18 D10 D11 D12 D13 D14 D15 D16 D17 D18 D19 D20 D21 D22 D23 D26 E1 E2 E3 E4 E5 E6 E1 E1 E1 E1 E1 E1 E1 E1 E1 E1 E1 E1 E1	VSS REFCLK_P RTRIM VSS VSS TX_VDD2 RXB_VDD1 VDDI033 VDDI033 VDDI033 VDDI033 VDDI033 VDDI033 VDDI033 N/C TXB_VSS RXB_VDD0 SIO_END_A VC VDDI033 MODE[1] MODE[3] N/C TXB_VSS7 VSS RX_VDD5 TX_VDD5 TX_VDD5 TX_VDD5 TX_VDD5 TX_VDD5 TX_VDD5 TX_VDD5 TX_VDD5 TX_VDD5 TX_VDD5 TX_VDD5 TX_VDD5 TX_VDD5 TX_VDD3 TX_VSS2 RX_VDD3 TX_VSS2 RX_VSS2 RX_VSS2 RX_VSS2 RX_VSS2 RX_VSS2 RX_VSS2 RX_VSS2 RX_VSS2 RX_VSS2 RX_VSS2 RX_VSS2 RX_VSS5 RX_VSS2 RX_VSS5 RX_VSS6 RXB_VDD5 TX_VSS6 RXB_VDD5 TX_VSS6 RXB_VDD5 TX_VSS6 RXB_VDD5 TX_VSS6 RXB_VDD5 TX_VSS6 RXB_VDD5 TX_VSS6 RXB_VDD5 TX_VSS6 RXB_VDD5 TX_VSS7 TXB_VSS2 RXB_VSS2 RXB_VSS2 TXB_VSS2 RXB_VSS2 TXB_VSS2 RXB_VSS2 TXB_VSS0 TXB_VSS0 TXB_VSS0 TXB_VSS0 TXB_VSS0 TXB_VSS0 TXB_VSS0 TXB_VSS0 TXB_VSS0	E21 E22 E22 E22 E22 E22 E22 F3 F4 F5 F6 F7 F8 F9 F10 F11 F12 F13 F16 F17 F18 F19 F10 F11 F12 F13 F16 F17 F18 F19 F21 F22 F22 F22 F22 F22 F22 G2 G2 G2 G2 G2 G2 G2 G2 G2 G2 G2 G2 G	RX_VDD0 SPARE3 UART_RX N/C MAD[7] MAD[0] ACTIVE_LED[2]' VDDI033 VSS MODE[4] SCAN_MODE TST_RST/ TX_VSS6 RXB_VSS5 RXB_VSS6 TXB_VDD4 RXB_VSS5 RXB_VSS5 RXB_VSS5 TXB_VDD4 RXB_VSS3 TXB_VDD4 RXB_VSS3 TXB_VDD4 RXB_VSS3 TXB_VDD2 RXB_VSS3 TXB_VDD2 RXB_VSS3 TXB_VDD2 RXB_VSS3 TXB_VDD2 RXB_VSS1 RXB_VSS3 SIO_CLK_A SERIAL_CLK VSS VDDI033 MAD[1] ACTIVE_LED[7]' VDDI033 VDDI033 VDDI033 VDDI033 VDDI033 RXB_VSS6 VDDI033 VDDI033 VDDI033 RXB_VSS6 VDDI033 RXB_VSS6 VDDI033 RXB_VSS6 VDDI033 RXB_VSS6 VDDI033 RXB_VSS7 VDDI033 RXB_VSS6 VDDI033 RXB_VSS6 VDDI033 RXB_VSS6 VDDI033 RXB_VSS6 VDDI033 RXB_VSS6 VDDI033 RXB_VSS6 VDDI033 RXB_VSS6 VDDI033 RXB_VSS6 VDDI033 RXB_VSS6 VDDI033 RXB_VSS6 VDDI033 RXB_VSS6 VDDI033 RXB_VSS7 VDDI033 RXB_VSS7 VDDI033 RXB_VSS7 VDDI033 RXB_VSS7 VDDI033 RXB_VSS7 VDDI033 RXB_VSS7 VDDI033 RXB_VSS7 VDDI033 RXB_VSS7 VDDI033 RXB_VSS7 VDDI033 RXB_VSS7 VDDI033 RXB_VSS7 VDDI033 RXB_VSS7 VDDI033 RXB_VSS7 VDDI033 RXB_VSS7 VDDI033 RXB_VSS7 VDDI033 RXB_VSS7 VDDI033 RXB_VSS7 VDDI033 RXB_VSS7 VDDI033 RXB_VSS7 VDDI033 RXB_VS7 VDDI033 RXB_VS57 VDDI033 RXB_VS7 VD1033 RXB_VS7 VD10033 RXB_VS7 VD1033 RXB_VS7 VD10033	H4 H5 H6 H7 H8 H9 H10 H11 H12 H13 H14 H15 H16 H17 H18 H19 H21 H22 H23 H24 H25 H26 J1 J2 J3 J4 J5 J6 J7 J8 J10 J21 J22 J22 J24 J25 J21 J22 J22 J22 J22 J22 J22 J22 J22 J22	ACTIVE_LED[1]/ N/C ACTIVE_LED[0]/ VDDI033 VSS VSS VSS VSS VSS VSS VSS VSS VSS V

Table 5.31 Listing by Pin Number¹

 Pad locations marked N/C are not internally connected to the LSISAS1068 silicon. Pad locations marked RESERVED are for LSI Logic factory test use only. Refer to Section 3.10, "JTAG and Test Signals" to determine how to terminate the RESERVED pads.

Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin
Signal K25 K26 L1 L2 L3 L4 L5 L6 L7 L8 L10 L11 L12 L13 L14 L15 L16 L17 L20 L21 L20 M10 M11 M12 M13 M14 M15 M16 M17 M20 M21 M23 M24 M25	Pin MAD[15] MWE1/ SIO_END_B VDDIO33 VSS FAULT_LED[4]/ N/C VDDIO33 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 SIO_DIN_B VDDIO33 BWE[2]/ SIO_DIN_B VDDIO33 BWE[2]/ SIO_CLK B HB_LED/ SIO_CLK B HB_LED/ SIO_CLK B HB_LED/ SIO_CLK B VDDIO33 VVSS VDDIO33 VSS VDD2 VSS VDD2 VSS VDD1033 BWE[2]/ SIO_CLK B HB_LED/ SIO_CLK S VDD1033 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD1033 N/C VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD1033 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS VDD2 VSS VSS VD2 VSS VD2 VSS VSS VD2 VSS VSS VD2	Signal N8 N10 N11 N12 N13 N14 N15 N16 N17 N19 N20 N21 N22 N23 N24 N25 P1 P2 P3 P4 P5 P6 P7 P8 P10 P11 P12 P13 P14 P15 P16 P17 P19 P21 P23 P24 P25 P1 P22 P23 P24 P25 P1 P12 P13 P14 P15 P16 P17 P19 P21 P23 P24 P25 P1 R1 R12 R14 R5 R6 R7 R8 R11 R12 R14 R15 R16	Pin VSS VDD2 VSS VDD033 N/C TDIODE_VSS MADP[1] N/C TDO_ICE TDI_ICE GPI0[3] GPI0[3] GPI0[3] GPI0[3] GPI0[3] VDD2 VSS VDD2 VSS	Signal R19 R20 R21 R22 R23 R24 R25 R26 T1 T2 T3 T4 T5 T6 T7 T8 T10 T11 T12 T13 T14 T15 T6 T7 T10 T11 T12 T13 T14 T15 T6 T7 T10 T11 T12 T23 T24 T25 T20 U10 U21 U23 U24 U26 U26 U26 U17 U10 U11 U12 U13 U14 U16 U17 U19 U20 U21 U22 U23 U24 U26 U26 U27 U27 U28 U27 U28 U28 U28 U28 U28 U28 U28 U28	Pin VSS VDDI033 ADSC/ ADV/ VSS VDDI033 MAD[19] TCK VDDI033 MAD[19] TCK VDDI033 VSS TN/ VCC VDDI033 VSS VDD2 VSS VDD1033 MAD[21] MAD[21] MAD[21] MAD[21] MAD[21] MAD[17] TRST/ PROCMON CPCI_SWITCH CPCI_SWITCH CPCI_SWITCH CPCI_SWITCH CPCI_SWITCH	Signal V2 V3 V4 V5 V6 V7 V8 V19 V20 V21 V22 V23 V24 V25 V26 W1 W2 W3 W4 W5 W6 W7 W8 W9 W10 W11 W12 W13 W14 W15 W16 W17 W18 W19 W20 W21 V22 V23 V24 V25 V26 V19 V20 V21 V22 V23 V24 V25 V26 V19 V20 V21 V22 V23 V24 V25 V26 W1 W2 W3 W4 W5 W6 W7 W19 V20 V21 V22 V23 V24 V25 V26 V19 V20 V21 V22 V23 V24 V25 V26 W1 W12 W13 W14 W15 W16 W17 W18 W19 W20 W21 V21 V22 V23 V24 V25 V26 V26 V11 V22 V23 V24 V25 V26 V11 V22 V23 V24 V25 V26 V11 V22 V33 V4 V5 V6 V7 V8 W7 W8 W9 W10 W11 W12 V12 V12 V11 V12 V13 V14 V15 V16 V17 V18 V20 V21 V21 V27 V26 V11 V12 V12 V13 V14 V15 V16 V17 V18 V20 V21 V21 V21 V21 V11 V12 V13 V14 V15 V16 V17 V18 V22 V23 V24 V25 V26 V11 V12 V21 V21 V12 V13 V14 V15 V16 V17 V18 V26 V27 V26 V17 V18 V27 V26 V17 V18 V27 V27 V27 V27 V27 V27 V27 V27	Pin UDDI VDDIO33 RESERVED ECC5 AD[30] VDDIO33 VSS VSS VDDIO33 BZR_SET N/C MAD[31] MAD[25] MAD[20] ZCR_EV/ N/C VDDIO33 VDDIO33 VSS VSS VSS VSS VSS VSS VSS V

Table 5.31 Listing by Pin Number (Cont.)¹

Pad locations marked N/C are not internally connected to the LSISAS1068 silicon. Pad locations marked RESERVED are for LSI Logic factory test use only. Refer to Section 3.10, "JTAG and Test Signals" to determine how to terminate the RESERVED pads.

Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin
Y17	VDDIO33	AB6	AD[20]	AC21	AD[49]	AE10	AD[14]
Y18	VDDIO33	AB7	AD[18]	AC22	AD[43]	AE11	VDDI033
Y19	VDDIO33	AB8	Ň/Ć	AC23	AD[42]	AE12	VDDIO33
Y20	AD[44]	AB9	FRAME/	AC24	AD[37]	AE13	AD[7]
Y21	Ň/Č	AB10	N/C	AC25	AD[40]	AE14	N/C
Y22	AD[39]	AB11	N/C	AC26	AD[33]	AE15	VDDIO33
Y23	AD[35]	AB12	N/C	AD1	VDDI033	AE16	VDDIO33
Y24	VSS	AB13	AD[6]	AD2	VDDIO33	AE17	C_BE[6]/
Y25	VDDIO33	AB14	AD[2]	AD3	PLLVDD	AE18	N/C
Y26	MADP[3]	AB15	C_BE[4]/	AD4	N/C	AE19	PAR64
AA1	ALT_GNT/	AB16	AD[1]	AD5	AD[21]	AE20	VDDIO33
AA2	VDDIO33	AB17	N/C	AD6	VSS	AE21	VDDIO33
AA3	VSS	AB18	AD[61]	AD7	VSS	AE22	AD[58]
AA4	AD[22]	AB19	Ň/Ć	AD8	AD[17]	AE23	AD[57]
AA5	PLLVSS	AB20	VDDIO33	AD9	N/C	AE24	AD[55]
AA6	C_BE[3]/	AB21	AD[48]	AD10	VDDIO33	AE25	Ń/C
AA7	N/C	AB22	VDDI033	AD11	VSS	AE26	VSS
AA8	N/C	AB23	N/C	AD12	VSS	AF2	VSS
AA9	N/C	AB24	VDDIO33	AD13	AD[9]	AF3	VDDIO33
AA10	PERR/	AB25	AD[32]	AD14	AD[3]	AF4	AD[19]
AA11	C_BE[1]/	AB26	N/C ECC2	AD15	VŠŠ VSS	AF5	VDDI033
AA12 AA13	AD[11] N/C	AC1 AC2	GNT/	AD16 AD17		AF6 AF7	DEVSEL/ STOP/
AA13 AA14	N/C	AC2 AC3	AD[28]	AD17 AD18	REQ64/ N/C	AF7 AF8	IRDY/
AA14 AA15	N/C N/C	AC3 AC4	AD[28] AD[31]	AD18 AD19	AD[60]	AF8 AF9	AD[10]
AA15 AA16	VDDIO33	AC4 AC5	AD[31] AD[25]	AD19 AD20	VSS	AF9 AF10	AD[10] AD[12]
AA10 AA17	N/C	AC6	VDDIO33	AD20 AD21	VSS	AF11	AD[12] AD[13]
AA18	N/C	AC7	AD[23]	AD21 AD22	AD[45]	AF12	AD[13] AD[8]
AA19	AD[52]	AC8	AD[23]	AD22 AD23	AD[53]	AF13	VDDIO33
AA20	AD[32]	AC9		AD23	AD[51]	AF14	AD[4]
AA21	N/C	AC10	C_BĖ[2]/ TRDY/	AD24 AD25	AD[41]	AF15	N/C
AA22	AD[50]	AC11	PAR	AD26	VDDI033	AF16	VDDI033
AA23	AD[47]	AC12	C BE[0]/	AE1	VSS	AF17	N/C
AA24	VSS	AC13	N/C	AE2	AD[27]	AF18	N/Č
AA25	VDDI033	AC14	AD[0]	AE3	IDSEL	AF19	C_BE[7]/
AA26	BZVDD	AC15	AD[5]	AE4	AD[24]	AF20	AD[62]
AB1	ECC4	AC16	ACK64/	AE5	SERR/	AF21	N/C
AB2	VDDIO33	AC17	C_BE[5]/	AE6	VDDIO33	AF22	AD[56]
AB3	N/C	AC18	AD[63]	AE7	VDDIO33	AF23	AD[54]
AB4	AD[29]	AC19	VDDI033	AE8	AD[15]	AF24	VDDI033
AB5	AD[26]	AC20	AD[59]	AE9	N/C	AF25	VSS

Table 5.31 Listing by Pin Number (Cont.)¹

Pad locations marked N/C are not internally connected to the LSISAS1068 silicon. Pad locations marked RESERVED are for LSI Logic factory test use only. Refer to Section 3.10, "JTAG and Test Signals" to determine how to terminate the RESERVED pads.

Figure 5.8 LSISAS1068 636 EPBGA-T Diagram (Top View)

*	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26
A		VSS	TX7-	TX7+	TX5-	TX5+	TX_ VSS5	RX5-	TX4+	RX4+	RX4-	RXB_ VDD4	REFPLL _ VSS	TXB_ VDD3	тхз-	тхз•	RX3+	TX2-	RX2+	RX2-	TX1-	TX1+	TX_ VDD0		VSS	
в	VSS		BX7+	TX6+	TX6-	RX6+	RX6-	RX5+	TX4-	RX_ VDD4		VDDIO 33	REFCLK	REFPLL _VDD	VDDIO 33		RX3-	TX2+	TXB_ VSS1	RX1+	RX1-	TX0+	TX0-	RX0+	RX0-	VSS
с	VDDIO 33	N/C	BX7-	TX_ VDD6		VDDIO 33	RXB_ VSS7	TXB_ VDD6	RX_ VSS5	RXB_ VDD5	VSS	VSS	REFCLK	RTRIM	VSS	VSS	TX_ VDD2	RX_ VDD2	RXB_ VDD1	VDDIO 33		VSS	RXB_ VDD0	SIO_ END_A	N/C	VDDIO 33
D	MODE [1]	MODE [3]	N/C	TXB_ VSS7	VSS	VSS		TX_ VDD5		TX_ VDD4	TXB_ VSS4	REFCLK		TX_ VDD3	RX_ VDD3	TX_ VSS2	RX_ VSS2	TX_ VDD1	RX_ VDD1	VSS	VSS	RX_ VSS0	N/C	ISTVI_ DATĂ	MAD [3]	MAD [11]
Е	N/C	MODE [0]	FSELA	SCAN_ ENABLE		RX_ VDD7	RX_ VSS7	TXB_ VSS6			TX_ VSS4	RX_ VSS4	VSS	TX_ VSS3	RXB_ VDD3	TXB_ VSS2	RXB_ VSS2	TXB_V	TX_ VSS0	TXB_ VSS0		SPARE3	UART_	N/C	MAD [7]	MAD [0]
F	ACTIVE_ LED[2]/	VDDIO 33	VSS	MODE [4]	SCAN_ MODE	TST_ RST/	TX_ VSS7	TX_ VSS6	RX_ VSS6	TXB_ VSS5	RXB_ VSS5	TXB_ VDD4	RXB_ VSS4	TXB_ VSS3	RX_ VSS3	TXB_ VDD2	RXB_ VDD2	RX_ VSS1	RXB_ VSS1	TXB_ VDD0	RXB_ VSS0	SIO_ CLK_A	SERIAL _CLK	VSS	VDDIO 33	MAD [1]
G	ACTIVE_	VDDIO 33	VSS	MODE [2]	N/C	MODE [5]	TXB_ VDD7	RXB_ VDD7	VDDIO 33	RXB_ VSS6	VDDIO 33	VDDIO 33	VDDIO 33	VDDIO 33	VDDIO 33	RXB_ VSS3	VDDIO 33	TX_ VSS1	VDDIO 33	SPARE 2	SIO_ DIN_A	SIO_ DOUT_A	MAD(4)	VSS	VDDIO 33	MAD [8]
н	FAULT_	FAULT_ LED[0]/	ACTIVE_ LED[3]/	ACTIVE_ LED[1]/	N/C	ACTIVE_ LED[0]/	VDDIO 33	VSS	VSS	VSS	VSS	vss	VSS	vss	VSS	VSS	vss	VSS	VSS		SERIAL	UART	ISTVI _CLK	MAD [10]	MAD [12]	MOEI
J	FAULT_ LED[5]/	N/C	ACTIVE_ LED[6]/	ACTIVE_ LED[5]/	N/C	ACTIVE_ LED[4]/		VSS											VSS	VDDIO 33	N/C	MADP [0]	MAD(6)	MAD(5)	MAD [13]	N/C
к	FAULT_ LED[6]/	FAULT_ LED[7]/	FAULT_ LED[3]/	FAULT_ LED[2]/	N/C	N/C		VSS		VSS	VDD2	VSS	VDD2	VSS	VDD2	VSS	VDD2		VSS	VDDIO 33	N/C		MAD(9)	NVSRAM _CS/	[10] MAD [15]	MVE1/
L	SIO_ END B	VDDIO 33	VSS	FAULT_ LED[4]/	N/C	N/C		VSS		VDD2	VSS	VDD2	VSS	VDD2	VSS	VDD2	VSS		VSS		N/C	N/C	FLASH CS/	VSS		BWE[2]/
м	SIO_ DIN B	VDDIO 33	VSS	SIO_ CLK B	HB_ LED7	SIO_ DOUT_B	VDDIO 33	VSS		VSS	VDD2	VSS	VDD2	VSS	VDD2	VSS	VDD2		VSS	VDDIO 33	MAD [14]	N/C	PBSRAM _CS/	VSS		MOE0/
N	N/C	TMS	RTCK _ICE	TRST	TCK _ICE	CPCI _LED/	VDDIO 33	VSS		VDD2	VSS	VDD2	VSS	VDD2	VSS	VDD2	VSS		VSS	VDDI0 33	NPC	TDIODE	TDIODE _VSS	MADP [1]	N/C	MVE0/
Р	TDO_ ICE		GPIO	GPI0[1]	GPIO	N/C		VSS		VSS	VDD2	VSS	VDD2	VSS	VDD2	VSS	VDD2		VSS		N/C		MCLK	MADP [2]	BWE[1]/	BWE[3]/
R	GPIO	VDDIO 33	[3] VSS	тро	[0] N/C	тоі		VSS		VDD2	VSS	VDD2	VSS	VDD2	VSS	VDD2	vss		VSS	VDDIO 33	ADSC/	N/C	ADV/	VSS		MAD
т	[2] тск	VDDIO	VSS	TN/	N/C	CPCI EN/	VDDIO	VSS		VSS	VDD2	VSS	VDD2	VSS	VDD2	VSS	VDD2		VSS	VDDIO	MAD	MAD	MAD	VSS	VDDIO	[19] MAD
U	TRST/	33 PROC MON	CPCL SWITCH	CPCL	ALT_	CPCI64	33 VDDIO 33	VSS		VDD2	VSS	VDD2	VSS	VDD2	VSS	VDD2	VSS		VSS	33 VDDIO 33	[29] N/C	[21] N/C	[24] MAD	MAD	33 MAD	[17] MAD
v	TMS		VDDIO	ENUM! Reserved	INTA/	_EN/	VDDIO	VSS										J	VSS	VDDIO	BZR_	N/C	[27] MAD	[26] MAD	[16] MAD	[18] MAD
w	ZCR	N/C	33 Reserved	ECC3	RST/	NC		VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS	33 VDDIO	SET AD[36]	AD[34]	[31] AD[38]	[25] MAD	[23] MAD	[20] MAD
Y	_EN/	VDDIO	VSS	REQ/	N/C	CLK	33 N/C	VDDIO	VDDIO	VDDIO	VDDIO	VDDIO	VDDIO	VDDIO	VDDIO	VDDIO	VDDIO	VDDIO	VDDIO	33 AD[44]	N/C	AD[39]	AD[35]	[30] VSS	(22) VDDIO	[28] MADP
AA	ALT	33 VDDIO	VSS	AD[22]	PLLVSS	C_BE[3]/	N/C	33 N/C	33 N/C	33 PERR/	33 C_BE[1]/	33 AD[11]	33 N/C	33 N/C	33 N/C	33 VDDIO	33 N/C	33 N/C	33 AD[52]	AD[46]	N/C	AD[50]	AD[47]	VSS	33 VDDIO	[3] BZVDD
AB	_GNT/	33 VDDIO	N/C		AD[26]	AD[20]	AD[18]	N/C	FRAME/	N/C	N/C	N/C	AD[6]		C_BE[4]/	33 AD[1]	N/C	AD[61]	N/C	VDDIO	AD[48]	VDDIO	N/C	VDDIO	33 AD[32]	N/C
AC		33				VDDIO			C_BE[2]/	TRDY	PAB	C_BE[0]/				ACK64/	C_BE[5]/		VDDIO	33		33		33		
AD	ECC2		AD[28]	AD[31]	AD[25]	33	AD[23]			VDDIO			N/C	AD[0]	AD[5]			AD[63]	33	AD[59]	AD[49]	AD[43]	AD[42]	AD[37]	AD[40]	AD[33] VDDIO
	33	33		N/C	AD[21]	VSS VDDIO	VSS VDDIO	AD[17]	N/C	33	VSS	VSS VDDIO	AD[9]	AD[3]	VSS	VSS	REQ64/	N/C	AD[60]	VSS	VSS	AD[45]	AD[53]	AD[51]	AD[41]	33
AE	VSS	AD[27]	IDSEL VDDIO		SERR/	33	33	AD[15]	N/C	AD[14]	33	33	AD[7]	N/C	33	33 VDDIO	C_BE[6]/	N/C	PAR64	33	33	AD[58]	AD[57]	AD[55]	N/C	VSS
AF		VSS	33	AD[19]	33	DEVSEL/	STOPI	IRDY/	AD[10]	AD[12]	AD[13]	AD[8]	33	AD[4]	N/C	33	N/C	N/C	C_BE[7]/	AD[62]	N/C	AD[56]	AD[54]	33	VSS	

5.5 Package Drawings

The LSISAS1068 uses a 636 EPBGA-T package. The package code is 5Y. Figure 5.9 provides the package drawing.




Figure 5.9 JZ02-000015-00 (5Y) Mechanical Drawing (Sheet 1 of 3)

Important: For board layout and manufacturing, obtain the most recent engineering drawings from your LSI Logic marketing representative by requesting the outline drawing for package code 5Y.




Figure 5.9 JZ02-000015-00 (5Y) Mechanical Drawing; Bottom View (Sheet 2 of 3)

Important:

For board layout and manufacturing, obtain the most recent engineering drawings from your LSI Logic marketing representative by requesting the outline drawing for package code 5Y.




Figure 5.9 JZ02-000015-00 (5Y) Mechanical Drawing; Bottom View (Sheet 3 of 3)

Important: For board layout and manufacturing, obtain the most recent engineering drawings from your LSI Logic marketing representative by requesting the outline drawing for package code 5Y.

Appendix A Register Summary

Tables A.1, A.2, and A.3 provide a register summary.

Table A.1 LSISAS1068 PCI Configuration Space Registers

Register Name	Offset ¹	Read/Write	Page
Vendor ID	0x00–0x01	Read Only	4-3
Device ID	0x02–0x03	Read Only	4-3
Command	0x04–0x05	Read/Write	4-3
Status	0x06–0x07	Read/Write	4-5
Revision ID	0x08	Read/Write	4-7
Class Code	0x09–0x0B	Read Only	4-7
Cache Line Size	0x0C	Read/Write	4-8
Latency Timer	0x0D	Read/Write	4-8
Header Type	0x0E	Read Only	4-9
Reserved	0x0F	Reserved	4-9
I/O Base Address	0x10–0x13	Read/Write	4-9
Memory [0] Low	0x14–0x17	Read/Write	4-10
Memory [0] High	0x18-0x1B	Read/Write	4-10
Memory [1] Low	0x1C-0x1F	Read/Write	4-11
Memory [1] High	0x20-0x23	Read/Write	4-11
Reserved	0x24–0x27	Reserved	4-11
Reserved	0x28-0x2B	Reserved	4-12
Subsystem Vendor ID	0x2C-0x2D	Read Only	4-12

Table A.1 LSISAS1068 PCI Configuration Space Registers (Cont.)

Register Name	Offset ¹	Read/Write	Page
Subsystem ID	0x2E–0x2F	Read Only	4-12
Expansion ROM Base Address	0x30–0x33	Read/Write	4-13
Capabilities Pointer	0x34	Read Only	4-14
Reserved	0x35–0x37	Reserved	4-14
Reserved	0x38–0x3B	Reserved	4-14
Interrupt Line	0x3C	Read/Write	4-15
Interrupt Pin	0x3D	Read Only	4-15
Minimum Grant	0x3E	Read Only	4-16
Maximum Latency	0x3F	Read Only	4-16
Power Management Capability ID	—	Read Only	4-16
Power Management Next Pointer	_	Read Only	4-17
Power Management Capabilities	—	Read Only	4-17
Power Management Control/Status	—	Read/Write	4-18
Power Management Bridge Support Extensions	_	Read Only	4-19
Power Management Data	—	Read Only	4-19
MSI Capability ID	—	Read Only	4-19
MSI Next Pointer	_	Read Only	4-20
MSI Message Control	—	Read/Write	4-20
MSI Message Lower Address	—	Read/Write	4-22
MSI Message Upper Address	—	Read/Write	4-22
MSI Message Data	—	Read/Write	4-23
MSI Mask Bits	—	Read/Write	4-23
MSI Pending Bits	—	Read Only	4-23
MSI-X Capability ID	—	Read Only	4-24
MSI-X Next Pointer	—	Read Only	4-24

Table A.1 LSISAS1068 PCI Configuration Space Registers (Cont.)

Register Name	Offset ¹	Read/Write	Page
MSI-X Message Control	—	Read/Write	4-24
MSI-X Table Offset	—	Read Only	4-25
MSI-X PBA Offset	—	Read Only	4-26
PCI-X Capability ID	—	Read Only	4-26
PCI-X Next Pointer	—	Read Only	4-27
PCI-X Command	—	Read/Write	4-27
PCI-X Status	—	Read/Write	4-29

1. The offset of the PCI extended capabilities registers can vary. Access these registers through the Next Pointer and Capability ID registers.

Table A.2 LSISAS1068 PCI I/O Space Registers

Register Name	Offset	Read/Write	Page
System Doorbell	0x00	Read/Write	4-32
Write Sequence	0x04	Read/Write	4-33
Host Diagnostic	0x08	Read/Write	4-34
Test Base Address	0x0C	Read/Write	4-35
Diagnostic Read/Write Data	0x10	Read/Write	4-36
Diagnostic Read/Write Address	0x14	Read/Write	4-36
Reserved	0x18-0x2F	Reserved	_
Host Interrupt Status	0x30	Read/Write	4-37
Host Interrupt Mask	0x34	Read/Write	4-38
Reserved	0x38–0x3F	Reserved	_
Request Queue	0x40	Read/Write	4-39
Reply Queue	0x44	Read/Write	4-39
High Priority Request MFA Queue	0x48	Read/Write	4-40

Table A.3	LSISAS1068 PCI Memory [0] Space Registers
-----------	---

Register Name	Offset	Read/Write	Page
System Doorbell	0x00	Read/Write	4-32
Write Sequence	0x04	Read/Write	4-33
Host Diagnostic	0x08	Read/Write	4-34
Test Base Address	0x0C	Read/Write	4-35
Reserved	0x10-0x2F	Reserved	-
Host Interrupt Status	0x30	Read/Write	4-37
Host Interrupt Mask	0x34	Read/Write	4-38
Reserved	0x38–0x3F	Reserved	-
Request Queue	0x40	Read/Write	4-39
Reply Queue	0x44	Read/Write	4-39
High Priority Request MFA Queue	0x48	Read/Write	4-40

Appendix B Reference Specifications

The LSISAS1068 is compliant with the following specifications:

Table B.1	Reference S	Specifications
-----------	-------------	----------------

Specification	Revision
Serial Attached SCSI Specification	1.0
Serial ATA Specification	1.0a
Serial ATA II Specification: Extension to SATA 1.0a	1.1
Serial ATA II Specification Port Selector	1.0
PCI Local Bus Specification	3.0
PCI-X Specification	2.0
PCI Bus Power Management Interface Specification	1.2
CompactPCI 2.0 Specification	2.1
CompactPCI Hot Swap 2.1 Specification	1.0
Wired for Management Baseline (for HBAs)	2.0
Hot Plug PCI Specification	1.0
Microsoft PC2001 and Server 2001 Requirements	-
Microsoft Server Design Guide	3.0
CIM Configuration Management model	_

Reference Specifications Copyright © 2004, 2005 by LSI Logic Corporation. All rights reserved.

Index

Numerics

133 MHz capable bit 4-30 133 MHz PCI-X 1-1, 3-16, 3-17, 5-9 133 MHz PCI-X bit 4-30 16550 UART 2-25 33 MHz PCI 5-9 64-bit address capable bit 4-20 64-bit device bit 4-30 64-bit PCI 1-1, 3-16, 3-17 66 MHz capable bit 4-6 66 MHz PCI 3-16, 3-17, 5-9 66 MHz PCI-X 5-9

Α

absolute maximum stress ratings 5-2 AC characteristics 5-9 ACK64/ 3-5, 5-4 active LOW 3-1 ACTIVE LED[7:0]/ 3-11 AD[63:0] 3-4, 5-4 address diagnostic read/write 4-36 address reply 2-9 address/data bus 3-15, 4-30 ADSC/ 3-8 ADV/ 3-8 air temperature 5-2 alias to memory read block 2-11, 2-13, 2-14 alias to memory write block 2-11, 2-13 alignment 2-15 ALT_GNT/ 2-24, 3-6, 5-4 ALT_INTA/ 2-16, 3-6, 4-21, 4-24, 4-38, 5-4, 5-5, 5-6. 5-7. 5-8 analog voltage 5-2 arbitration 2-16 ARM966E-S 1-4, 2-5, 4-34 aux current bit 4-17

В

```
base address register
  I/O 2-4, 4-9
  memory [0] 4-10
  memory [1] 4-11
BIOS 2-9
BIR 4-25
bit
  133 MHz capable 4-30
  64-bit address capable 4-20
  64-bit device 4-30
  66 MHz capable 4-6
  aux current 4-17
  bus number 4-30
  D1 support 4-17
  D2 support 4-17
  data parity error recovery enable 4-28
  data parity error reported 4-6
  data scale 4-18
  data select 4-18
  designed maximum cumulative read size 4-29
  designed maximum memory read byte count
     4-29
  designed maximum outstanding split transac-
     tions 4-29
  detected parity error (from slave) 4-5
  device complexity 4-30
  device number 4-30
  device specific initialization 4-17
  DEVSEL/ timing 4-6
  diagnostic memory enable 4-35
  diagnostic read/write enable 4-35
  diagnostic write enable 4-33, 4-34, 4-36
  DisARM 4-35
  doorbell interrupt mask 4-38
  enable bus mastering 4-4
  enable I/O 4-5
```

enable memory space 4-5 enable parity error response 4-4 expansion ROM enable 4-14 flash ROM bad signature 4-34 function number 4-31 interrupt request routing mode 4-38 IOP doorbell status 4-37 MSI enable 4-21 multiple message 4-21 new capabilities 4-7 per-vector masking capable 4-20 PME clock 4-18 PME enable 4-18 PME status 4-18 PME support 4-17 power management version 4-18 power state 4-18 received master abort (from master) 4-5 received split completion error message 4-29 received target abort (from master) 4-6 reply interrupt 4-37 reply interrupt mask 4-38 reset adapter 4-35 reset history 4-34 SERR/ enable 4-4 signalled system error 4-5 system doorbell interrupt 4-37 table BIR 4-25 TTL interrupt 4-35 unexpected split completion 4-30 write and invalidate enable 4-4 burst size selection 2-14 bus number 4-30 PCI commands 2-11 BWE[3:0]/ 3-9 BZR SET 3-6

С

BZVDD 3-6

C_BE[3:0]/ 2-9, 2-10, 2-11, 2-13, 2-14 C_BE[7:0]/ 3-4, 5-4 cache line size 2-14, 2-15, 2-16, 4-8 alignment 2-15 register 2-16, 4-8 capabilities pointer register 4-14 capability ID 4-2 MSI 4-19, 4-24

PCI-X 4-26 power management 4-16 capacitance 5-8 class code register 4-7 CLK 3-4. 5-4 clock EEPROM 3-18 external 5-9 PCI 5-9 PME 4-18 CLS 4-8 CLS alignment 2-15 command register 4-3 completer ID 4-30, 4-31 configuration read command 2-10, 2-11, 2-13, 2-14, 4-6 space 2-9, 4-1 write command 2-10, 2-11, 2-13, 2-14, 4-6 configuration space 2-9, 4-1 C_BE[3:0]/ 2-11 context RAM 2-8 core voltage 5-2 CPCI_EN/ 3-7, 3-18, 5-4 CPCI_ENUM 3-7 CPCI ENUM/ 5-4 CPCI LED/ 3-7 CPCI_SWITCH 3-7, 3-18, 5-5 CPCI64 EN/ 3-7 current I/O supply 5-2 latch-up 5-2

D

D0 2-17, 4-18 D1 2-17, 4-18 D1 support bit 4-17 D2 2-17, 4-18 D2 support bit 4-17 D3 2-17, 4-18 DAC 2-9, 2-11, 2-15 data diagnostic read/write 4-36 parity error recovery enable bit 4-28 parity error reported bit 4-6 scale bit 4-18 select bit 4-18 DC characteristics 5-1 designed maximum cumulative read size bit 4-29 designed maximum memory read byte count bit 4-29 designed maximum outstanding split transactions bit 4-29 detected parity error (from slave) bit 4-5 device complexity bit 4-30 device driver stability 1-6 device ID configuration 3-16, 3-17 device ID register 4-3 device number bit 4-30 device specific initialization bit 4-17 DEVSEL/ 3-5, 5-4 DEVSEL/ timing bit 4-6 diagnostic memory 4-31 diagnostic memory enable bit 4-35 diagnostic read/write address register 4-33, 4-35, 4-36 diagnostic read/write data register 4-33, 4-35, 4-36, 4-37 diagnostic read/write enable bit 4-35 diagnostic write enable bit 4-33, 4-34, 4-36 DisARM bit 4-35 DMA 2-16 doorbell 2-8, 2-9 host 4-33 interrupt mask bit 4-38 status bit 4-37 system 4-32, 4-37 system interface 2-8 system interrupt bit 4-37 dual address cycles command 2-9, 2-11, 2-15

Е

electrostatic discharge 5-2 enable bus mastering bit 4-4 diagnostic memory bit 4-35 diagnostic write bit 4-34 I/O space bit 4-5 memory space bit 4-5 MSI bit 4-21 parity error response bit 4-4 write and invalidate bit 4-4 ESD 5-2 expansion ROM base address 4-5 expansion ROM base address register 4-13 expansion ROM enable bit 4-14 external clock 5-9 memory interface 2-20 memory interface timing diagrams 5-11

F

FAULT_LED[7:0]/ 3-11 FIFO 2-4 reply free 2-8 reply post 2-8, 4-37 request post 2-8 flash ROM bad signature bit 4-34 signature recognition 2-23 size 3-16 flash ROM size 3-17 FLASH CS/ 3-9 FRAME/ 3-5, 5-4 frames reply message 2-8, 2-16 request message 2-8, 2-16 FSELA 3-11, 3-18 function number bit 4-31 Fusion-MPT 1-1, 1-4, 1-5, 2-1, 2-4, 2-8, 4-31

G

general description 1-1 GNT/ 2-24, 3-5, 5-4 GPIO[3:0] 3-11 GPIO[7:0] 3-18

Н

HB_LED/ 3-11 header type register 4-9 high priority request FIFO 2-4 high priority request MFA 4-40 host diagnostic register 4-33, 4-34, 4-36 host doorbell value 4-33 host interface module 2-2, 2-4 host interrupt mask register 2-17, 3-6, 4-37, 4-38 host interrupt status register 4-37, 4-38 host system 2-8 hot swap enable 3-16, 3-17

I

I/O base address 4-5 base address register 2-4, 2-10, 4-9

key 4-33, 4-34, 4-36 processor 2-5, 2-24 read command 2-11, 2-12, 2-14 space 2-10, 4-1, 4-31 supply voltage 5-2 write command 2-11, 2-12, 2-14 I/O supply current 5-2 ICE 2-26 ID control 4-13 IDD-Core 5-2 IDD-I/O 5-2 IDDTN 3-12, 3-18 IDSEL 2-10, 3-5, 5-4 input reset 5-10 INTA/ 2-16, 3-6, 4-21, 4-24, 4-35, 4-38, 5-4, 5-5, 5-6, 5-7, 5-8 integrated RAID 1-1, 1-4 interface external memory 2-20 interrupt 2-17 acknowledge command 2-11, 2-12, 2-14 ALT_INTA/ 2-16 doorbell mask bit 4-38 INTA/ 2-16 line register 4-15 message signaled 2-16, 2-17 output 5-10 PCI 2-16 pin register 4-15 pins 2-16 reply 2-17 reply bit 4-37 reply mask bit 4-38 request routing mode bits 4-38 signal routing 4-38 system doorbell 2-17, 4-37 system doorbell bit 4-37 TTL bit 4-35 IOP 2-5, 2-8, 2-9, 4-32, 4-33, 4-34, 4-35, 4-37 IOP boot enable 3-16, 3-17 IOP doorbell status bit 4-37 IRDY/ 3-5, 5-4 ISTW_CLK 3-9 ISTW DATA 3-9 ISTWI CLK 3-18 ISTWI_DATA 3-18

J

junction temperature 5-2

Κ

key I/O 4-33, 4-34, 4-36

L

latch-up current 5-2 latency timer 4-8 latency timer register 4-8

Μ

MAD[10] 4-13 MAD[13] 4-6 MAD[14] 4-30 MAD[15:0] 3-18 MAD[15] 4-30 MAD[31:0] 3-8, 3-15 MADP[1:0] 3-18 MADP[3:0] 3-8 master abort 4-5 master data parity error 4-28 max_lat 4-16 maximum latency register 4-16 maximum memory read byte count bits 4-28 maximum outstanding split transactions bits 4-27 maximum stress ratings 5-2 MCLK 3-8 memory alias to read block 2-13, 2-14 alias to write block 2-11, 2-13 read block command 2-11, 2-13, 2-14, 2-15 read command 2-11, 2-12, 2-14, 2-15, 2-16 read dword command 2-11, 2-12, 2-14 read line command 2-11, 2-15, 2-16 read multiple command 2-11, 2-14, 2-16 space 2-10, 4-1, 4-31 space description 4-31 write and invalidate command 2-11, 2-15, 2-16 write block command 2-11, 2-13, 2-16 write command 2-11, 2-13, 2-15, 2-16 memory [0] high 4-5, 4-10 memory [0] low 4-5, 4-10 memory [1] high 4-5, 4-11 memory [1] low 4-5, 4-11

memory read 4-29 memory requirements 2-20 memory space 2-10, 4-31 message passing technology 2-1 message queues 2-8 message signaled interrupts 2-16, 2-17 MFA high priority request 4-40 reply 4-39 minimum grant register 4-16 MODE[5:0] 3-11, 3-18, 5-5 MOE[1:0]/ 3-9 MSI 2-16, 2-17, 4-38 capability ID register 4-19 enable bit 4-21 mask bits 4-23 message address 4-22 message data 4-23 message upper address register 4-22 multiple message 4-21 next pointer register 4-20 pending bits 4-23 MSI mask bits register 4-23 MSI message address register 4-22 MSI message control register 4-20 MSI message data register 4-23 MSI message upper address register 4-22 MSI pending bits register 4-23 MSI-X 2-16, 4-38 capability ID register 4-24 next pointer register 4-24 PBA offset 4-26 table offset 4-25 MSI-X enable 3-16, 3-17 MSI-X message control register 4-24 MSI-X PBA offset register 4-26 MSI-X table offset register 4-25 multi-ICE 2-26 multiple cache line transfers 2-15 multiple message capable 4-21 multiple message enable 4-20 MWE[1:0]/ 3-9

Ν

narrow port 2-18 NC 3-1 new capabilities bit 4-7 no connect 3-1 NVSRAM 2-23 NVSRAM or SRAM select 3-16 NVSRAM/SRAM installed 3-16 NVSRAM_CS/ 3-9

0

operating conditions 5-2 operating free air temperature 5-2

Ρ

package drawing 5-21 PAR 3-4, 5-4 PAR64 3-4, 5-4 parity error 4-6 PBA offset 4-26 PC2001 system design guide 2-17 PCI 2-8, 2-9 33 MHz 5-9 64-bit 3-16, 3-17 66 MHz 3-16, 3-17, 5-9 66 MHz capable bit 4-6 address/data bus 3-15, 4-30 addressing 2-9 alias to memory read block command 2-13, 2-14 alias to memory write block command 2-13 arbitration 2-16 arbitration signals 3-5 benefits 1-6 bus commands 2-11 cache line size register 2-15 cache mode 2-16 CLK 5-9 command 2-11 configuration read 2-10, 2-11, 2-13 configuration write 2-10, 2-11, 2-13 dual address cycle 2-15 dual address cycles 2-9 I/O read 2-11, 2-12 I/O write 2-11 I/O write command 2-12 interrupt acknowledge 2-11, 2-12 memory read 2-11 memory read block 2-11, 2-13, 2-15 memory read command 2-12 memory read dword 2-11 memory read dword command 2-12

memory read line 2-11, 2-15 memory read multiple 2-11, 2-14 memory write 2-11, 2-13 memory write and invalidate 2-11, 2-15 memory write block 2-11, 2-16 memory write command 2-13 register 4-14 special cycle 2-11, 2-12 split completion 2-11, 2-14 command register 4-3 configuration read command 2-11, 2-13, 2-14, 4-6 configuration space 2-9, 4-1 address map 4-2 C_BE[3:0]/ 2-9, 2-10, 2-11 configuration write command 2-11, 2-13, 2-14, 4-6 DAC 2-9, 2-11, 2-15 device complexity bit 4-30 device ID configuration 3-16, 3-17 dual address cycles command 2-11, 2-15 encoding 2-11 error reporting signals 3-5 functional description 2-9 hot swap enable 3-16, 3-17 I/O read command 2-11, 2-12, 2-14 I/O space 2-9, 2-10, 4-1, 4-31 I/O space address map 4-31 I/O space and memory space 4-31 I/O write command 2-11, 2-12, 2-14 interrupt acknowledge command 2-11, 2-12, 2-14 interrupt signals 3-6 interrupts 2-16, 4-38 memory [0] address map 4-32 memory [1] address map 4-32 memory read block command 2-14, 2-15 memory read command 2-11, 2-12, 2-14, 2-15, 2-16 memory read dword command 2-12, 2-14 memory read line command 2-11, 2-15, 2-16 memory read multiple command 2-11, 2-14, 2-16 memory space 2-9, 2-10, 4-1 memory space [0] 2-4, 2-10, 4-1 memory space [1] 2-10, 4-1 memory write and invalidate command 2-11, 2-15, 2-16

memory write block command 2-13, 2-16 memory write command 2-11, 2-15, 2-16 new capabilities bit 4-7 power management 2-17 power management interface specification 2-17 related signals 3-6 reset 4-34 special cycle command 2-11, 2-12, 4-5 split completion command 2-14 subsystem ID configuration 3-16, 3-17 system address space 4-1 PCI-X 2-9 133 MHz 3-16, 3-17, 5-9 133 MHz capable bit 4-30 64-bit device bit 4-30 66 MHz 5-9 alias to memory read block command 2-11 alias to memory write block command 2-11 benefits 1-6 bus commands 2-11 bus number 4-30 capability ID register 4-26 command register 4-27 commands 2-11 data parity error recovery enable bit 4-28 designed maximum cumulative read size bit 4-29 designed maximum memory read byte count bit 4-29 designed maximum outstanding split transactions bit 4-29 device complexity bit 4-30 device number bit 4-30 function number bit 4-31 maximum memory read byte count bits 4-28 maximum outstanding split transactions bits 4-27 memory read block command 2-11 memory read dword command 2-11 memory write block command 2-11 next pointer register 4-27 received split completion error message bit 4-29 split completion command 2-11 split completion discarded bit 4-30 status register 4-29 unexpected split completion bit 4-30

PCI-X mode 3-16 pending bits 4-23 PERR/ 3-5, 5-4 per-vector masking capable bit 4-20 phys 2-17 PME 4-17, 4-18 clock bit 4-18 enable bit 4-18 status bit 4-18 support bits 4-17 POR 4-34 port 2-18 POST 4-15 power management 2-17 aux current bit 4-17 bridge support extensions register 4-19 capabilities register 4-17 capability ID register 4-16 control/status register 4-18 D0 4-18 D1 4-18 D1 support bit 4-17 D2 4-18 D2 support bit 4-17 D3 4-18 data register 4-19 data scale bit 4-18 data select bit 4-18 device specific initialization bit 4-17 event 4-17 next pointer register 4-17 PME clock bit 4-18 PME enable bit 4-18 PME status bit 4-18 power state bit 4-18 support bits 4-17 version bit 4-18 power state D0 2-17 D1 2-17 D2 2-17 D3 2-17, 4-18 power state bit 4-18 power-on reset 4-34 power-on sense pins 3-15 PROCMON 3-12, 5-6 PSBRAM_CS/ 3-9 pull-ups and pull-downs 3-18

Q

```
queue
message 2-8
reply 4-39
reply message 2-8
request 4-39
request message 2-8
```

R

RAID 1-1, 2-24 zero channel 2-24 received master abort (from master) bit 4-5 received split completion error message bit 4-29 received target abort (from master) bit 4-6 REFCLK 3-8 REFCLK_B 3-11, 3-18 reference specifications B-1 register cache line size 4-8 capabilities pointer 4-14 class code 4-7 command 4-3 device ID 4-3 diagnostic read/write address 4-36 diagnostic read/write data 4-36 expansion ROM base address 4-13 header type 4-9 host diagnostic 4-34 host interrupt mask 2-17, 3-6, 4-38 host interrupt status 4-37 I/O base address 4-9 interrupt line 4-15 interrupt pin 4-15 latency timer 4-8 maximum latency 4-16 memory [0] high 4-10 memory [0] low 4-10 memory [1] high 4-11 memory [1] low 4-11 minimum grant 4-16 MSI capability ID 4-19 MSI mask bits 4-23 MSI message address 4-22 MSI message control 4-20 MSI message data 4-23 MSI message upper address 4-22 MSI next pointer 4-20

MSI pending bits 4-23 MSI-X capability ID 4-24 MSI-X message control 4-24 MSI-X next pointer 4-24 MSI-X PBA offset 4-26 MSI-X table offset 4-25 PCI memory [0] address map 4-32 PCI memory [1] address map 4-32 PCI-X capability ID 4-26 PCI-X command 4-27 PCI-X next pointer 4-27 PCI-X status 4-29 power management bridge support extensions 4-19 power management capabilities 4-17 power management capability ID 4-16 power management control/status 4-18 power management data 4-19 power management next pointer 4-17 reply queue 4-39 request queue 4-39 revision ID 4-7 status 4-5 subsystem ID 4-12 subsystem vendor ID 4-12 system doorbell 4-32 test base address 4-35 vendor ID 4-3 write sequence 4-33 register map A-1 PCI configuration space 4-2 PCI I/O space 4-31 reply free FIFO 2-4, 2-8 reply interrupt 2-17 reply interrupt bit 4-37 reply interrupt mask bit 4-38 reply message 2-8, 2-16, 4-39 reply message queue 2-8 reply MFA 4-39 reply post FIFO 2-4, 2-8, 4-37 reply queue 2-8 reply queue register 4-39 REQ/ 3-5, 5-4, 5-5, 5-6, 5-7, 5-8 REQ64/ 3-5, 5-4 request free FIFO 2-4 request message frames 2-8, 2-16 request message queue 2-8 request messages 2-8

request post FIFO 2-4, 2-8 request post MFA 4-39 request queue register 4-39 requester ID 4-30, 4-31 reset adapter bit 4-35 reset history bit 4-34 reset input 5-10 revision ID register 4-7 ROM expansion enable bit 4-14 ROM size 3-16, 3-17 RST/ 3-4, 5-4, 5-9 RTCK ICE 3-12 RTRIM 3-8 RX[3:0] 5-3 RX[7:0]- 3-7 RX[7:0]+ 3-7

S

SATA 2-19 SCAN ENABLE 5-5 SCAN_MODE 5-5 SCANEN 3-18 SCANMODE 3-18 serial EEPROM 4-35 SERIAL CLK 3-18 SERIAL DATA 3-18 SERR/ 3-5, 4-28, 5-4 SERR/ enable bit 4-4 signal grouping 3-3 no connect 3-1 types 3-2 signal descriptions 3-9 ACK64/ 3-5 ACTIVE_LED[7:0]/ 3-11 AD[63:0] 3-4 ADSC/ 3-8 ADV/ 3-8 ALT GNT/ 3-6 ALT INTA/ 3-6 BWE[3:0]/ 3-9 BZR_SET 3-6 BZVDD 3-6 C BE[7:0]/ 3-4 CLK 3-4 CPCI EN/ 3-7 CPCI ENUM 3-7 CPCI_LED/ 3-7

CPCI SWITCH 3-7 CPCI64 EN/ 3-7 DEVSEL/ 3-5 FAULT LED[7:0]/ 3-11 FLASH CS/ 3-9 FRAME/ 3-5 FSELA 3-11 GNT/ 3-5 GPIO[3:0] 3-11 HB LED/ 3-11 **IDDTN 3-12** IDSEL 3-5 INTA/ 3-6 IRDY/ 3-5 ISTW CLK 3-9 ISTW DATA 3-9 MAD[31:0] 3-8, 3-15 MADP[3:0] 3-8 MCLK 3-8 MODE[5:0] 3-11 MOE[1:0]/ 3-9 NC 3-1 NVSRAM_CS/ 3-9 PAR 3-4 PAR64 3-4 PERR/ 3-5 power-on sense 3-15 PROCMON 3-12 PSBRAM CS/ 3-9 REFCLK 3-8 REFCLK B 3-11 REQ/ 3-5 REQ64/ 3-5 RST/ 3-4 RTCK ICE 3-12 RTRIM 3-8 RX[7:0]- 3-7 RX[7:0]+ 3-7 SERR/ 3-5 STOP/ 3-5 TCK 3-12 TCK ICE 3-12 TDI 3-12 TDI_ICE 3-12 TDIODE P 3-12 TDIODE VSS 3-12 TDO 3-12 TDO ICE 3-12

TMS 3-12 TMS ICE 3-12 TN/ 3-12 TRDY/ 3-5 TRST/ 3-12 TRST ICE/ 3-12 TST RST/ 3-11 TX[7:0]- 3-7 TX[7:0]+ 3-7 ZCR EN/ 3-6 signalled system error bit 4-5 signals PCI arbitration 3-5 PCI error reporting 3-5 PCI interrupt 3-6 PCI-related 3-6 power-on sense 3-15 pull-ups and pull-downs 3-18 signature recognition flash ROM 2-22 slew rate 5-9 SMP 1-2, 2-19 special cycle command 2-11, 2-12, 4-5 split completion command 2-11, 2-14 split completion discarded bit 4-30 split completion error 4-29 split completion received error message 4-29 split completion unexpected 4-30 split transaction 4-29 SSP 1-2, 2-19 standards PCI 1-2 PCI-X addendum 1-2 status IOP doorbell bit 4-37 register 4-5, 4-28 STOP/ 3-5, 5-4 STP 1-2, 2-19 stress ratings 5-2 subsystem ID configuration 3-16, 3-17 subsystem ID register 4-12 subsystem vendor ID register 4-12 supply current 5-2 supply voltage 5-2 system address space 4-1 system BIOS 2-9 system doorbell 2-17, 4-37 system doorbell interrupt bit 4-37

system doorbell register 4-32 system interface bus mastering function 2-16 doorbell 2-8

Т

Ta 5-2 table BIR 4-25 table offset 4-25 target abort 4-6 TCK 3-12, 3-18, 5-5 TCK_ICE 3-12, 3-18, 5-5 TDI 3-12, 3-18, 5-5 TDI_ICE 3-12, 3-18, 5-5 TDIODE_P 3-12 TDIODE VSS 3-12 TDO 3-12 TDO_ICE 3-12 temperature junction 5-2 operating free air 5-2 storage 5-2 test base address register 4-35 TestReset/ 4-34 thermal resistance 5-2 timing external memory 5-11 interrupt output 5-10 PCI and PCI-X 5-9 power-up 5-11 reset 5-10 timing diagrams 5-11 Tj 5-2 TMS 3-12, 3-18, 5-5 TMS_ICE 3-12, 3-18, 5-5 TN 3-18 TN/ 3-12 TRDY/ 3-5, 5-4 TRST/ 3-12, 5-5 TRST_ICE/ 3-12, 3-18, 5-5 TST_RST/ 3-11, 3-18, 5-5 TTL interrupt bit 4-35 TX[3:0] 5-3 TX[7:0]- 3-7 TX[7:0]+ 3-7

U

Ultra320 SCSI functional description 2-17 unexpected split completion bit 4-30

V

VDD_IO 5-2 VDDC 5-2 vendor ID register 4-3 version bit 4-18 voltage analog 5-2 core 5-2 I/O 5-2 supply 5-2

W

wide port 2-18 write and invalidate enable bit 4-4 write I/O key 4-33, 4-34, 4-36 write sequence register 4-33, 4-34, 4-36

Ζ

ZCR 2-24, 2-25 ZCR_EN/ 2-24, 3-6, 3-18 zero channel RAID 2-24, 2-25

Customer Feedback

We would appreciate your feedback on this document. Please copy the following page, add your comments, and fax it to us at the number shown.

If appropriate, please also fax copies of any marked-up pages from this document.

Important: Please include your name, phone number, fax number, and company address so that we may contact you directly for clarification or additional information.

Thank you for your help in improving the quality of our documents.

Reader's Comments

Fax your comments to:

LSI Logic Corporation Technical Publications M/S E-198 Fax: 408.433.4333

Please tell us how you rate this document: *LSISAS1068 PCI-X to 8-Port Serial Attached SCSI/SATA Controller, Version 2.1.* Place a check mark in the appropriate blank for each category.

	Excellent	Good	Average	Fair	Poor
Completeness of information					
Clarity of information					
Ease of finding information					
Technical content					
Usefulness of examples and illustrations					
Overall manual					

What could we do to improve this document?

If you found errors in this document, please specify the error and page number. If appropriate, please fax a marked-up copy of the page(s).

Please complete the information below so that we may contact you directly for clarification or additional information.

Name	_ Date
Telephone	
Title	
Department	 Mail Stop
Company Name	
Street	
City, State, Zip	

Customer Feedback Copyright © 2004, 2005 by LSI Logic Corporation. All rights reserved.