ST-NXP Wireless

IMPORTANT NOTICE

Dear customer,

As from August 2nd 2008, the wireless operations of NXP have moved to a new company, ST-NXP Wireless.

As a result, the following changes are applicable to the attached document.

- Company name NXP B.V. is replaced with ST-NXP Wireless.
- **Copyright** the copyright notice at the bottom of each page "© NXP B.V. 200x. All rights reserved", shall now read: "© ST-NXP Wireless 200x All rights reserved".
- Web site <u>http://www.nxp.com</u> is replaced with <u>http://www.stnwireless.com</u>
- **Contact information** the list of sales offices previously obtained by sending an email to <u>salesaddresses@nxp.com</u>, is now found at <u>http://www.stnwireless.com</u> under Contacts.

If you have any questions related to the document, please contact our nearest sales office. Thank you for your cooperation and understanding.

ST-NXP Wireless

ST-NXP Wireless



Hi-Speed Universal Serial Bus host controller for embedded applications

Rev. 04 — 4 February 2008

Product data sheet

1. General description

The ISP1760 is a Hi-Speed Universal Serial Bus (USB) host controller with a generic processor interface. It integrates one Enhanced Host Controller Interface (EHCI), one Transaction Translator (TT) and three transceivers. The host controller portion of the ISP1760 and the three transceivers comply to <u>Ref. 1 "Universal Serial Bus Specification</u> <u>Rev. 2.0"</u>. The EHCI portion of the ISP1760 is adapted from <u>Ref. 2 "Enhanced Host</u> Controller Interface Specification for Universal Serial Bus Rev. 1.0".

The integrated high-performance Hi-Speed USB transceivers enable the ISP1760 to handle all Hi-Speed USB transfer speed modes: high-speed (480 Mbit/s), full-speed (12 Mbit/s) and low-speed (1.5 Mbit/s). The three downstream ports allow simultaneous connection of three devices at different speeds (high-speed, full-speed and low-speed).

The generic processor interface allows the ISP1760 to be connected to various processors as a memory-mapped resource. The ISP1760 is a slave host: it does not require 'bus-mastering' capabilities of the host system bus. The interface can be configured, ensuring compatibility with a variety of processors. Data transfer can be performed on 16 bits or 32 bits, using Programmed Input/Output (PIO) or Direct Memory Access (DMA) with major control signals configurable as active LOW or active HIGH.

Integration of the TT allows connection to full-speed and low-speed devices, without the need of integrating Open Host Controller Interface (OHCI) or Universal Host Controller Interface (UHCI). Instead of dealing with two sets of software drivers, EHCI and OHCI or UHCI, you need to deal with only one set, EHCI, that dramatically reduces software complexity and IC cost.

2. Features

- The host controller portion of the ISP1760 complies with <u>Ref. 1 "Universal Serial Bus</u> <u>Specification Rev. 2.0"</u>
- The EHCI portion of the ISP1760 is adapted from <u>Ref. 2 "Enhanced Host Controller</u> Interface Specification for Universal Serial Bus Rev. 1.0"
- Contains three integrated Hi-Speed USB transceivers that support high-speed, full-speed and low-speed modes
- Integrates a TT for Original USB (full-speed and low-speed) device support
- Up to 64 kB internal memory (8 k × 64 bits) accessible through a generic processor interface; operation in multitasking environments is made possible by the implementation of virtual segmentation mechanism with bank switching on task request



- Generic processor interface, non-multiplexed and variable latency, with a configurable 32-bit or 16-bit external data bus; the processor interface can be defined as variable-latency or SRAM type (memory mapping)
- Slave DMA support to reduce the load of the host system CPU during the data transfer to or from the memory
- Integrated Phase-Locked Loop (PLL) with a 12 MHz crystal or an external clock input
- Integrated multi-configuration FIFO
- Optimized 'msec-based' or 'multi-msec-based' Philips Transfer Descriptor (PTD) interrupt
- Tolerant I/O for low voltage CPU interface (1.65 V to 3.6 V)
- 3.3 V-to-5.0 V external power supply input
- Integrated 5.0 V-to-1.8 V or 3.3 V-to-1.8 V voltage regulator (internal 1.8 V for low-power core)
- Internal power-on reset and low-voltage reset
- Supports suspend and remote wake-up
- Target current consumption:
 - Normal operation; one port in high-speed active: I_{CC} < 100 mA
 - Suspend mode: I_{CC(susp)} < 150 μA at room temperature
- Built-in configurable overcurrent circuitry (digital or analog overcurrent protection)
- Available in LQFP128 and TFBGA128 packages

3. Applications

The ISP1760 can be used to implement a Hi-Speed USB compliant host controller connected to most of the CPUs present in the market today, having a generic processor interface with de-multiplexed address and data bus. This is because of the efficient slave-type interface of the ISP1760.

The internal architecture of the ISP1760 is such that it can be used in a large spectrum of applications requiring a high-performance internal host controller.

3.1 Examples of a multitude of possible applications

- Set-top box: for connecting external high-performance mass storage devices
- Mobile phone: for connecting various USB devices
- Personal Digital Assistant (PDA): for connecting a large variety of USB devices
- Printer: for connecting external memory card readers, allowing direct printing
- Digital Still Camera (DSC): for printing to an external USB printer, for direct printing
- Mass storage: for connecting external memory card readers or other mass storage devices, for direct back-up

The low power consumption and deep power management modes of the ISP1760 make it particularly suitable for use in portable devices.


4. Ordering information

| Table 1. | Ordering | information |
|----------|----------|-------------|
| Table I. | Ordening | mormation |

| Type number | Package | | | | | | | | |
|-------------|----------|------------------------------------------------------------------------------------------------|----------|--|--|--|--|--|--|
| | Name | Description | Version | | | | | | |
| ISP1760BE | LQFP128 | plastic low profile quad flat package; 128 leads; body $14 \times 20 \times 1.4$ mm | SOT425-1 | | | | | | |
| ISP1760ET | TFBGA128 | plastic thin fine-pitch ball grid array package; 128 balls; body $9\times9\times0.8~\text{mm}$ | SOT857-1 | | | | | | |

Embedded Hi-Speed USB host controller


5. Block diagram




ISP1760_4 Product data sheet

6. Pinning information

6.1 Pinning





6.2 Pin description

| Symbol ^{[1][2]} | Pin | | Type ^[3] | Description | |
|--------------------------|----------|----------|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|
| | LQFP128 | TFBGA128 | | | |
| OC3_N | 1 | C2 | AI | port 3 analog (5 V input) and digital overcurrent input; if not used, connect to $V_{CC(I/O)}$ through a 10 k Ω resistor input, 5 V tolerant | |
| REF5V | 2 | A2 | AI | 5 V reference input for analog OC detector; connect a 100 nF decoupling capacitor | |
| TEST1 | 3 | B2 | - | connect to ground | |
| GNDA | 4 | A1 | - | analog ground | |
| REG1V8 | 5 | B1 | Ρ | core power output (1.8 V); internal 1.8 V for the digital core; used for decoupling; connect a 100 nF capacitor; for details on additional capacitor placement, see <u>Section 7.8</u> | |
| V _{CC(5V0)} | 6 | C1 | Ρ | input to internal regulators (3.0 V to 5.5 V); connect a 100 nF decoupling capacitor; see <u>Section 7.8</u> | |
| V _{CC(5V0)} | 7 | D2 | Ρ | input to internal regulators (3.0 V to 5.5 V); connect a 100 nF decoupling capacitor; see <u>Section 7.8</u> | |
| GND(OSC) | 8 | E3 | - | oscillator ground | |
| REG3V3 | 9 | D1 | Ρ | regulator output (3.3 V); for decoupling only; connect a 100 nF capacitor and a 4.7 μ F-to-10 μ F capacitor; see Section 7.8 | |
| V _{CC(I/O)} | 10 | E2 | Ρ | digital supply voltage; 1.65 V to 3.6 V; connect a 100 nF decoupling capacitor; see Section 7.8 | |
| XTAL1 | 11 | E1 | AI | 12 MHz crystal connection input; connect to ground if an external clock is used; see Table 88 | |
| XTAL2 | 12 | F2 | AO | 12 MHz crystal connection output | |
| CLKIN | 13 | F1 | I | 12 MHz oscillator or clock input; when not in use, connect to $V_{\mbox{CC(I)}}$ | |
| GNDD | 14 | G3 | - | digital ground | |
| GND(RREF1) | 15 | G2 | - | RREF1 ground | |
| RREF1 | 16 | G1 | AI | reference resistor connection; connect a 12 k $\Omega\pm$ 1 % resistor between this pin and the RREF1 ground | |
| GNDA <mark>[4]</mark> | 17 | H2 | - | analog ground | |
| DM1 | 18 | H1 | AI/O | downstream data minus port 1 | |
| GNDA | 19 | J3 | - | analog ground | |
| DP1 | 20 | J2 | AI/O | downstream data plus port 1 | |
| PSW1_N | 21 | J1 | OD | power switch port 1, active LOW | |
| | | | | output pad, push-pull open-drain, 8 mA output drive, 5 V tolerant | |
| GND(RREF2) | 22 | K2 | - | RREF2 ground | |
| RREF2 | 23 | K1 | AI | reference resistor connection; connect a 12 $k\Omega\pm$ 1 % resistor between this pin and the RREF2 ground | |
| GNDA ^[5] | 24 | L3 | - | analog ground | |
| DM2 | 25 | L1 | AI/O | downstream data minus port 2 | |
| GNDA | 26 | L2 | - | analog ground | |
| GNDA DP2 | 26 27 | L2 M2 | - AI/O | analog ground downstream data plus port 2 | |

ISP1760_4

Product data sheet

Rev. 04 — 4 February 2008

| | description | | | |
|--------------------------|-------------|----------|---------------------|--------------------------------------------------------------------------------------------------------------|
| Symbol ^{[1][2]} | Pin | | Type ^[3] | Description |
| | LQFP128 | TFBGA128 | | |
| PSW2_N | 28 | M1 | OD | power switch port 2, active LOW |
| | | | | output pad, push-pull open-drain, 8 mA output drive, 5 V tolerant |
| GND(RREF3) | 29 | N2 | - | RREF3 ground |
| RREF3 | 30 | N1 | AI | reference resistor connection; connect a 12 k $\Omega\pm$ 1 % resistor between this pin and the RREF3 ground |
| GNDA ^[6] | 31 | P2 | - | analog ground |
| DM3 | 32 | P1 | AI/O | downstream data minus port 3 |
| GNDA | 33 | R2 | - | analog ground |
| DP3 | 34 | R1 | AI/O | downstream data plus port 3 |
| PSW3_N | 35 | T1 | OD | power switch port 3, active LOW |
| | | | | output pad, push-pull open-drain, 8 mA output drive, 5 V tolerant |
| GNDD | 36 | T2 | - | digital ground |
| DATA0 | 37 | R3 | I/O | data bit 0 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| DATA1 | 38 | Т3 | I/O | data bit 1 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| DATA2 | 39 | R4 | I/O | data bit 2 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| V _{CC(I/O)} | 40 | T4 | Ρ | digital supply voltage; 1.65 V to 3.6 V; connect a 100 nF decoupling capacitor; see Section 7.8 |
| DATA3 | 41 | P5 | I/O | data bit 3 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| DATA4 | 42 | T5 | I/O | data bit 4 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| DATA5 | 43 | R5 | I/O | data bit 5 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| GNDD | 44 | T6 | - | digital ground |
| DATA6 | 45 | R6 | I/O | data bit 6 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| DATA7 | 46 | P7 | I/O | data bit 7 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| DATA8 | 47 | T7 | I/O | data bit 8 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| V _{CC(I/O)} | 48 | R7 | Ρ | digital supply voltage; 1.65 V to 3.6 V; connect a 100 nF decoupling capacitor; see Section 7.8 |
| | | | | © NXP B.V. 2008. All rights rese |

Table 2. Pin description ...continued

NXP Semiconductors

ISP1760

Embedded Hi-Speed USB host controller

| Symbol ^{[1][2]} Pin Type ^[3] Description | | Description | | |
|--------------------------------------------------------------|---------|-------------|-----|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| | LQFP128 | TFBGA128 | | |
| DATA9 | 49 | Т8 | I/O | data bit 9 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| REG1V8 | 50 | R8 | Ρ | core power output (1.8 V); internal 1.8 V for the digital core; used for decoupling; connect a 100 nF capacitor; for details on additional capacitor placement, see <u>Section 7.8</u> |
| DATA10 | 51 | P9 | I/O | data bit 10 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| DATA11 | 52 | Т9 | I/O | data bit 11 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| GNDC | 53 | R9 | - | core ground |
| DATA12 | 54 | T10 | I/O | data bit 12 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| GNDD | 55 | R10 | - | digital ground |
| DATA13 | 56 | P11 | I/O | data bit 13 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| DATA14 | 57 | T11 | I/O | data bit 14 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| DATA15 | 58 | R11 | I/O | data bit 15 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| V _{CC(I/O)} | 59 | T12 | Ρ | digital supply voltage; 1.65 V to 3.6 V; connect a 100 nF decoupling capacitor; see Section 7.8 |
| DATA16 | 60 | R12 | I/O | data bit 16 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| DATA17 | 61 | T13 | I/O | data bit 17 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| DATA18 | 62 | R13 | I/O | data bit 18 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| GNDD | 63 | R14 | - | digital ground |
| DATA19 | 64 | T14 | I/O | data bit 19 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| DATA20 | 65 | T15 | I/O | data bit 20 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |

 Table 2.
 Pin description ...continued

ISP1760_4 Product data sheet

Rev. 04 — 4 February 2008

NXP Semiconductors

ISP1760

Embedded Hi-Speed USB host controller

| | | continued | | |
|--------------------------|---------|-----------|---------------------|-------------------------------------------------------------------------------------------------------------------------------------|
| Symbol ^{[1][2]} | Pin | | Type ^[3] | Description |
| | LQFP128 | TFBGA128 | | |
| DATA21 | 66 | R15 | I/O | data bit 21 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| V _{CC(I/O)} | 67 | P15 | Ρ | digital supply voltage; 1.65 V to 3.6 V; connect a 100 nF decoupling capacitor; see Section 7.8 |
| DATA22 | 68 | T16 | I/O | data bit 22 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| DATA23 | 69 | R16 | I/O | data bit 23 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| DATA24 | 70 | P16 | I/O | data bit 24 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| GNDD | 71 | N16 | - | digital ground |
| DATA25 | 72 | N15 | I/O | data bit 25 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| DATA26 | 73 | M15 | I/O | data bit 26 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| DATA27 | 74 | M16 | I/O | data bit 27 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| V _{CC(I/O)} | 75 | M14 | Ρ | digital supply voltage; 1.65 V to 3.6 V; connect a 100 nF decoupling capacitor; see Section 7.8 |
| DATA28 | 76 | L16 | I/O | data bit 28 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| DATA29 | 77 | L15 | I/O | data bit 29 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| DATA30 | 78 | K16 | I/O | data bit 30 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| GNDD | 79 | K15 | - | digital ground |
| DATA31 | 80 | K14 | I/O | data bit 31 input and output |
| | | | | bidirectional pad, push-pull input, 3-state output, 4 mA output drive, 3.3 V tolerant |
| TEST2 | 81 | J16 | - | connect to ground |
| A1 | 82 | H16 | I | address pin 1 input, 3.3 V tolerant |
| V _{CC(I/O)} | 83 | J15 | Ρ | digital supply voltage; 1.65 V to 3.6 V; connect a 100 nF decoupling capacitor; see $\frac{\text{Section 7.8}}{\text{Section 7.8}}$ |
| SP1760_4 | | | | © NXP B.V. 2008. All rights reserv |

Table 2. Pin description ...continued

| SymbolPinTypeTypeDescriptionA284H15Iaddress pin 2 input, 3.3 V tolerantREG1V885G16Pcore power output (1.8 V); internal 1.8 V for the digital core decoupling: connect a 100 nF capacitor and a 4.7 μ F-to-10 capacitor; see Section 7.8A386H14Iaddress pin 3 input, 3.3 V tolerantA487F16Iaddress pin 4 input, 3.3 V tolerantGNDC88G15-core groundA599F15Iaddress pin 5 input, 3.3 V tolerantGNDD90E16-digital groundA691F14Iaddress pin 7 input, 3.3 V tolerantA792E15Iaddress pin 7 input, 3.3 V tolerantA893D16Iaddress pin 8 input, 3.3 V tolerantVcc(t/o)94D15Pdigital spony tolerantA1096C15Iaddress pin 10 input, 3.3 V tolerant | |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------|
| A284H15Iaddress pin 2 input, 3.3 V tolerantREG1V885G16Pcore power output (1.8 V); internal 1.8 V for the digital core decoupling; connect a 100 nF capacitor and a 4.7 μF-to-10 capacitor; see Section 7.8A386H14Iaddress pin 3 input, 3.3 V tolerantA487F16Iaddress pin 4 input, 3.3 V tolerantA589F15Iaddress pin 5 input, 3.3 V tolerantA691F14Iaddress pin 6 input, 3.3 V tolerantA792E15Iaddress pin 7 input, 3.3 V tolerantA893D16Iaddress pin 8 input, 3.3 V tolerantVcc(tro)94D15Pdigital supply voltage; 1.65 V to 3.6 V; connect a 100 nF dr capacitor; see Section 7.8A1096C15Iaddress pin 9 input, 3.3 V tolerant | |
| REG1V885G16Pcore power output (1.8 V); internal 1.8 V for the digital core decoupling; connect a 100 nF capacitor and a 4.7 μF-to-10 capacitor; see Section 7.8A386H14Iaddress pin 3 input, 3.3 V tolerantA487F16Iaddress pin 4 input, 3.3 V tolerantGNDC88G15-core groundA589F15Iaddress pin 5 input, 3.3 V tolerantGNDD90E16-digital groundA691F14Iaddress pin 6 input, 3.3 V tolerantA792E15Iaddress pin 7 input, 3.3 V tolerantA893D16Iaddress pin 8 input, 3.3 V tolerantVcc(I/O)94D15Pdigital supply voltage; 1.65 V to 3.6 V; connect a 100 nF de capacitor; see Section 7.8A995C16Iaddress pin 9 input, 3.3 V tolerantA1096C15Iaddress pin 10 | |
| REG1V885G16Pcore power output (1.8 V); internal 1.8 V for the digital core decoupling; connect a 100 nF capacitor and a 4.7 μF-to-10 capacitor; see Section 7.8A386H14Iaddress pin 3 input, 3.3 V tolerantA487F16Iaddress pin 4 input, 3.3 V tolerantGNDC88G15-core groundA589F15Iaddress pin 5 input, 3.3 V tolerantGNDD90E16-digital groundA691F14Iaddress pin 6 input, 3.3 V tolerantA792E15Iaddress pin 7 input, 3.3 V tolerantA893D16Iaddress pin 8 input, 3.3 V tolerantVcc(I/O)94D15Pdigital supply voltage; 1.65 V to 3.6 V; connect a 100 nF de capacitor; see Section 7.8A995C16Iaddress pin 9 input, 3.3 V tolerantA1096C15Iaddress pin 10 | |
| decoupling; connect a 100 nF capacitor and a 4.7 µF-to-10 capacitor; see Section 7.8A386H14Iaddress pin 3 input, 3.3 V tolerantA487F16Iaddress pin 4 input, 3.3 V tolerantGNDC88G15-core groundA589F15Iaddress pin 5 input, 3.3 V tolerantGNDD90E16-digital groundA691F14Iaddress pin 6 input, 3.3 V tolerantA792E15Iaddress pin 7 input, 3.3 V tolerantA893D16Iaddress pin 8 input, 3.3 V tolerantVCC(VO)94D15Pdigital supply voltage; 1.65 V to 3.6 V; connect a 100 nF dd capacitor; see Section 7.8A995C16Iaddress pin 9 input, 3.3 V tolerantA1096C15Iaddress pin 10 | |
| A487F16I address pin 4 input, 3.3 V tolerantGNDC88G15-core groundA589F15I address pin 5 input, 3.3 V tolerantaddress pin 6 input, 3.3 V tolerantGNDD90E16-digital groundA691F14I address pin 6 input, 3.3 V tolerantaddress pin 7 input, 3.3 V tolerantA792E15I address pin 8 input, 3.3 V tolerantA893D16I address pin 8 input, 3.3 V tolerantVcc(I/O)94D15P address pin 9 input, 3.3 V tolerantA1096C15I address pin 10 | |
| GNDC88G15-core groundA589F15Iaddress pin 5 input, 3.3 V tolerantGNDD90E16-digital groundA691F14Iaddress pin 6 input, 3.3 V tolerantA792E15Iaddress pin 7 input, 3.3 V tolerantA893D16Iaddress pin 8 input, 3.3 V tolerantVcc(I/O)94D15Pdigital supply voltage; 1.65 V to 3.6 V; connect a 100 nF de capacitor; see Section 7.8A1096C15Iaddress pin 10 | |
| GNDC88G15-core groundA589F15Iaddress pin 5 input, 3.3 V tolerantGNDD90E16-digital groundA691F14Iaddress pin 6 input, 3.3 V tolerantA792E15Iaddress pin 7 input, 3.3 V tolerantA893D16Iaddress pin 8 input, 3.3 V tolerantVcc(I/O)94D15Pdigital supply voltage; 1.65 V to 3.6 V; connect a 100 nF de capacitor; see Section 7.8A995C16Iaddress pin 9 input, 3.3 V tolerantA1096C15Iaddress pin 10 | |
| A589F15Iaddress pin 5 input, 3.3 V tolerantGNDD90E16-digital groundA691F14Iaddress pin 6 input, 3.3 V tolerantA792E15Iaddress pin 7 input, 3.3 V tolerantA893D16Iaddress pin 8 input, 3.3 V tolerantVcc(I/O)94D15Pdigital supply voltage; 1.65 V to 3.6 V; connect a 100 nF de capacitor; see Section 7.8A995C16Iaddress pin 9 input, 3.3 V tolerantA1096C15Iaddress pin 10 | |
| GNDD90E16-digital groundA691F14Iaddress pin 6 input, 3.3 V tolerantA792E15Iaddress pin 7 input, 3.3 V tolerantA893D16Iaddress pin 8 input, 3.3 V tolerantVCC(I/O)94D15Pdigital supply voltage; 1.65 V to 3.6 V; connect a 100 nF de capacitor; see Section 7.8A995C16Iaddress pin 9 input, 3.3 V tolerantA1096C15Iaddress pin 10 | |
| GNDD90E16-digital groundA691F14Iaddress pin 6 input, 3.3 V tolerantA792E15Iaddress pin 7 input, 3.3 V tolerantA893D16Iaddress pin 8 input, 3.3 V tolerantVcc(I/O)94D15Pdigital supply voltage; 1.65 V to 3.6 V; connect a 100 nF de capacitor; see Section 7.8A995C16Iaddress pin 9 input, 3.3 V tolerantA1096C15Iaddress pin 10 | |
| A691F14Iaddress pin 6 input, 3.3 V tolerantA792E15Iaddress pin 7 input, 3.3 V tolerantA893D16Iaddress pin 8 input, 3.3 V tolerantVCC(I/O)94D15Pdigital supply voltage; 1.65 V to 3.6 V; connect a 100 nF de capacitor; see Section 7.8A995C16Iaddress pin 9 input, 3.3 V tolerantA1096C15Iaddress pin 10 | |
| A792E15I address pin 7 input, 3.3 V tolerantA893D16I address pin 8 input, 3.3 V tolerantVCC(I/O)94D15P capacitor; see Section 7.8A995C16I input, 3.3 V tolerantA1096C15I | |
| A792E15Iaddress pin 7 input, 3.3 V tolerantA893D16Iaddress pin 8 input, 3.3 V tolerantVcc(I/O)94D15Pdigital supply voltage; 1.65 V to 3.6 V; connect a 100 nF de capacitor; see Section 7.8A995C16Iaddress pin 9 input, 3.3 V tolerantA1096C15Iaddress pin 10 | |
| A893D16Iaddress pin 8 input, 3.3 V tolerantVCC(I/O)94D15Pdigital supply voltage; 1.65 V to 3.6 V; connect a 100 nF de capacitor; see Section 7.8A995C16Iaddress pin 9 input, 3.3 V tolerantA1096C15Iaddress pin 10 | |
| A893D16Iaddress pin 8 input, 3.3 V tolerantV_CC(I/O)94D15Pdigital supply voltage; 1.65 V to 3.6 V; connect a 100 nF de capacitor; see Section 7.8A995C16Iaddress pin 9 input, 3.3 V tolerantA1096C15Iaddress pin 10 | |
| input, 3.3 V tolerantVCC(I/O)94D15Pdigital supply voltage; 1.65 V to 3.6 V; connect a 100 nF de capacitor; see Section 7.8A995C16Iaddress pin 9 input, 3.3 V tolerantA1096C15Iaddress pin 10 | |
| VCC(I/O)94D15Pdigital supply voltage; 1.65 V to 3.6 V; connect a 100 nF de capacitor; see Section 7.8A995C16Iaddress pin 9 input, 3.3 V tolerantA1096C15Iaddress pin 10 | |
| A9 95 C16 I address pin 9 input, 3.3 V tolerant A10 96 C15 I address pin 10 | ecoupling |
| A10 96 C15 I address pin 10 | |
| | |
| A11 97 B16 I address pin 11 | |
| input, 3.3 V tolerant | |
| A12 98 B15 I address pin 12 | |
| input, 3.3 V tolerant | |
| GNDD 99 A16 - digital ground | |
| A13 100 A15 I address pin 13 | |
| input, 3.3 V tolerant | |
| A14 101 B14 I address pin 14 | |
| input, 3.3 V tolerant | |
| A15 102 A14 I address pin 15 | |
| input, 3.3 V tolerant | |
| A16 103 A13 I address pin 16 | |
| input, 3.3 V tolerant | |
| V _{CC(I/O)} 104 B13 P digital supply voltage; 1.65 V to 3.6 V; connect a 100 nF de capacitor; see <u>Section 7.8</u> | coupling |
| A17 105 C12 I address pin 17 input, 3.3 V tolerant | |
| | |
| © NXP B.V. 200 Product data sheet Rev. 04 — 4 February 2008 | All rights reserv |

Table 2. Pin description ... continued

Product data sheet

| | n description | continued | | |
|--------------------------|---------------|-----------|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Symbol ^{[1][2]} | Pin | | Type ^[3] | Description |
| | LQFP128 | TFBGA128 | | |
| CS_N | 106 | A12 | I | chip select signal assertion indicates the ISP1760 being accessed; active LOW |
| | | | | input, 3.3 V tolerant |
| RD_N | 107 | B12 | I | read enable; active LOW |
| | | | | input, 3.3 V tolerant |
| WR_N | 108 | B11 | I | write enable; active LOW |
| | | | | input, 3.3 V tolerant |
| GNDD | 109 | A11 | - | digital ground |
| BAT_ON_N | 110 | C10 | OD | to indicate the presence of a minimum 3.3 V on pins 6 and 7 (open-drain); connect to $V_{CC(I/O)}$ through a 10 k Ω pull-up resistor |
| | | | | output pad, push-pull open-drain, 8 mA output drive, 5 V tolerant |
| n.c. | 111 | A10 | - | not connected |
| IRQ | 112 | B10 | 0 | host controller interrupt signal |
| | | | | output pad, 4 mA drive, 3.3 V tolerant |
| n.c. | 113 | A9 | - | not connected |
| DREQ | 114 | B9 | 0 | DMA controller request for the host controller |
| | | | | output pad, 4 mA drive, 3.3 V tolerant |
| V _{CC(I/O)} | 115 | C8 | Ρ | digital supply voltage; 1.65 V to 3.6 V; connect a 100 nF decoupling capacitor; see $\underline{Section~7.8}$ |
| DACK | 116 | A8 | I | host controller DMA request acknowledgment; when not in use, connect to $V_{CC(I/O)}$ through a 10 k Ω pull-up resistor |
| | | | | input, 3.3 V tolerant |
| TEST3 | 117 | B8 | - | connect to $V_{CC(I/O)}$ through a 10 k Ω pull-up resistor |
| REG1V8 | 118 | B7 | Ρ | core power output (1.8 V); internal 1.8 V for the digital core; used for decoupling; connect a 100 nF capacitor; for details on additional capacitor placement, see <u>Section 7.8</u> |
| SUSPEND/ WAKEUP_N | 119 | A7 | I/OD | host controller suspend and wake-up; 3-state suspend output (active LOW) and wake-up input circuits are connected together |
| | | | | HIGH = output is 3-state; ISP1760 is in suspend mode LOW = output is LOW; ISP1760 is not in suspend mode |
| | | | | connect to $V_{CC(I/O)}$ through an external 10 k Ω pull-up resistor |
| | | | | output pad, open-drain, 4 mA output drive, 3.3 V tolerant |
| TEST4 | 120 | C6 | - | pull up to $V_{CC(I/O)}$ |
| GNDC | 121 | A6 | _ | core ground |
| RESET_N | 122 | B6 | 1 | external power-up reset; active LOW; when reset is asserted, it is |
| | 122 | 20 | 1 | expected that bus signals are idle, that is, not toggling |
| | | | | input, 3.3 V tolerant Remark: During reset, ensure that all the input pins to the ISP1760 are not toggling and are in their inactive states. |
| GNDA | 123 | B5 | - | analog ground |
| TEST5 | 124 | A5 | - | connect a 220 nF capacitor between this pin and pin 125 |
| TEST6 | 125 | B4 | - | connect a 220 nF capacitor between this pin and pin 124 |

 Table 2.
 Pin description ...continued

ISP1760_4 Product data sheet

Rev. 04 — 4 February 2008

| Symbol ^{[1][2]} | Pin | | Type ^[3] | Description | |
|--------------------------|------------------|----|---------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|--|
| | LQFP128 TFBGA128 | | | | |
| TEST7 | 126 | A4 | - | connect to 3.3 V | |
| OC1_N | 127 | B3 | AI | port 1 analog (5 V input) and digital overcurrent input; if not used, connect to $V_{CC(I/O)}$ through a 10 $k\Omega$ resistor input, 5 V tolerant | |
| OC2_N | 128 | A3 | AI | port 2 analog (5 V input) and digital overcurrent input; if not used, connect to $V_{CC(I/O)}$ through a 10 k Ω resistor input, 5 V tolerant | |

 Table 2.
 Pin description ...continued

[1] Symbol names ending with underscore N, for example, NAME_N, represent active LOW signals.

[2] All ground pins should normally be connected to a common ground plane.

[3] I = input only; O = output only; I/O = digital input/output; OD = open-drain output; AI/O = analog input/output; AI = analog input; P = power.

[4] For port 1.

[5] For port 2.

[6] For port 3.

7. Functional description

7.1 ISP1760 internal architecture: advanced NXP slave host controller and hub

The EHCI block and the Hi-Speed USB hub block are the main components of the advanced NXP slave host controller.

The EHCl is the latest generation design, with improved data bandwidth. The EHCl in the ISP1760 is adapted from <u>Ref. 2 "Enhanced Host Controller Interface Specification for</u> <u>Universal Serial Bus Rev. 1.0"</u>.


The internal Hi-Speed USB hub block replaces the companion host controller block used in the original PCI Hi-Speed USB host controllers to handle full-speed and low-speed modes. The hardware architecture in the ISP1760 is simplified to help reduce cost and development time, by eliminating the additional work involved in implementing the OHCI software required to support full-speed and low-speed modes.

Figure 4 shows the internal architecture of the ISP1760. The ISP1760 implements the EHCI that has an internal port, the root hub port (not available externally), on which the internal hub is connected. The three external ports are always routed to the internal hub. The internal hub is a Hi-Speed USB (USB 2.0) hub, including the TT.

Remark: The root hub must be enabled and the internal hub must be enumerated. Enumerate the internal hub as if it is externally connected. For details, refer to <u>Ref. 5</u> "Interfacing the ISP176x to the Intel PXA25x processor (AN10037)".

At the host controller reset and initialization, the internal root hub port will be polled until a new connection is detected, showing the connection of the internal hub.

The internal Hi-Speed USB hub is enumerated using a sequence similar to a standard Hi-Speed USB hub enumeration sequence, and the polling on the root hub is stopped because the internal Hi-Speed USB hub will never be disconnected. When enumerated, the internal hub will report the three externally available ports.



7.1.1 Internal clock scheme and port selection

The ISP1760 has three ports. Figure 5 shows the internal clock scheme of the ISP1760.




Figure 5 shows that the host clock is derived from port 2. Port 2 does not need to be enabled by software, if only port 1 or port 3 is used. No port needs to be disabled by external pull-up resistors, if not used. The DP and DM of the unused ports need not be externally pulled HIGH because there are internal pull-down resistors on each port that are enabled by default.

Table 3 lists the various port connection scenarios.

| Table 5. Fort con | nection scenarios | | |
|--------------------------------|-----------------------------------------|-----------------------------------------|-----------------------------------------|
| Port configuration | Port 1 | Port 2 | Port 3 |
| One port (port 1) | DP and DM are routed to USB connector | DP and DM are not connected (left open) | DP and DM are not connected (left open) |
| One port (port 2) | DP and DM are not connected (left open) | DP and DM are routed to USB connector | DP and DM are not connected (left open) |
| One port (port 3) | DP and DM are not connected (left open) | DP and DM are not connected (left open) | DP and DM are routed to USB connector |
| Two ports (ports 1 and 2) | DP and DM are routed to USB connector | DP and DM are routed to USB connector | DP and DM are not connected (left open) |
| Two ports (ports 2 and 3) | DP and DM are not connected (left open) | DP and DM are routed to USB connector | DP and DM are routed to USB connector |
| Two ports (ports 1 and 3) | DP and DM are routed to USB connector | DP and DM are not connected (left open) | DP and DM are routed to USB connector |
| Three ports (ports 1, 2 and 3) | DP and DM are routed to USB connector | DP and DM are routed to USB connector | DP and DM are routed to USB connector |
| | | | |

Table 3. Port connection scenarios

7.2 Host controller buffer memory block

7.2.1 General considerations

The internal addressable host controller buffer memory is 63 kB. The 63 kB effective memory size is the result of subtracting the size of the registers (1 kB) from the total addressable memory space defined in the ISP1760 (64 kB). This is the optimized value to achieve the highest performance with minimal cost.

The ISP1760 is a slave host controller. This means that it does not need access to the local bus of the system to transfer data from the system memory to the ISP1760 internal memory, unlike the case of the original PCI Hi-Speed USB host controllers. Therefore, correct data must be transferred to both the PTD area and the payload area by PIO (using CPU access) or programmed DMA.

The 'slave-host' architecture ensures better compatibility with most of the processors present in the market today because not all processors allow a 'bus-master' on the local bus. It also allows better load balancing of the processor's local bus because only the internal bus arbiter of the processor controls the transfer of data dedicated to USB. This prevents the local bus from being busy when other more important transfers may be in the queue; and therefore achieving a 'linear' system data flow that has less impact on other processes running at the same time.

The considerations mentioned are also the main reason for implementing the pre-fetching technique, instead of using a READY signal. The resulting architecture avoids 'freezing' of the local bus, by asserting READY, enhancing the ISP1760 memory access time, and avoiding introduction of programmed additional wait states. For details, see <u>Section 7.3</u> and <u>Section 8.3.8</u>.

The total amount of memory allocated to the payload determines the maximum transfer size specified by a PTD, a larger internal memory size results in less CPU interruption for transfer programming. This means less time spent in context switching, resulting in better CPU usage.

A larger buffer also implies a larger amount of data can be transferred. The transfer, however, can be done over a longer period of time, to maintain the overall system performance. Each transfer of the USB data on the USB bus can span for up to a few milliseconds before requiring further CPU intervention for data movement.

The internal architecture of the ISP1760 allows a flexible definition of the memory buffer for optimization of the data transfer on the CPU extension bus and the USB. It is possible to implement various data transfer schemes, depending on the number and type of USB devices present. For example: push-pull; data can be written to half of the memory while data in the other half is being accessed by the host controller and sent on the USB bus. This is useful especially when a high-bandwidth 'continuous or periodic' data flow is required.

Through an analysis of the hardware and software environment regarding the usual data flow and performance requirements of most embedded systems, NXP has determined the optimal size for the internal buffer as approximately 64 kB.

7.2.2 Structure of the ISP1760 host controller memory

The 63 kB internal memory consists of the PTD area and the payload area.

PTD memory zone is divided into three dedicated areas for each main type of USB transfer: Isochronous (ISO), Interrupt (INT) and Asynchronous Transfer List (ATL). As shown in <u>Table 4</u>, the PTD areas for ISO, INT and ATL are grouped at the beginning of the memory, occupying the address range 0400h to 0FFFh, following the register address space. The payload or data area occupies the next memory address range 1000h to FFFFh, meaning that 60 kB of memory are allocated for the payload data.

A maximum of 32 PTD areas and their allocated payload areas can be defined for each type of transfer. The structure of a PTD is similar for every transfer type and consists of eight Double Words (DWs) that must be correctly programmed for a correct USB data transfer. The reserved bits of a PTD must be set to logic 0. A detailed description of the PTD structure can be found in Section 9.

The transfer size specified by the PTD determines the contiguous USB data transfer that can be performed without any CPU intervention. The respective payload memory area must be equal to the transfer size defined. The maximum transfer size is flexible and can be optimized, depending on the number and nature of USB devices or PTDs defined and their respective MaxPacketSize.

The CPU will program the DMA to transfer the necessary data in the payload memory. The next CPU intervention will be required only when the current transfer is completed and DMA programming is necessary to transfer the next data payload. This is normally signaled by the IRQ that is generated by the ISP1760 on completing the current PTD, meaning all the data in the payload area was sent on the USB bus. The external IRQ signal is asserted according to the settings in the IRQ Mask OR or IRQ Mask AND registers, see Section 8.4.

The RAM is structured in blocks of PTDs and payloads so that while the USB is executing on an active transfer-based PTD, the processor can simultaneously fill up another block area in the RAM. A PTD and its payload can then be updated on-the-fly without stopping or delaying any other USB transaction or corrupting the RAM data.


Some of the design features are:

- The address range of the internal RAM buffer is from 0400h to FFFFh.
- The internal memory contains isochronous, interrupt and asynchronous PTDs, and respective defined payloads.
- All accesses to the internal memory are double word aligned.
- Internal memory address range calculation:

Memory address = (CPU address – 0400h) (shift right >> 3). Base address is 0400h.

Table 4.Memory address

| dress |
|-------|
| 7Fh |
| FFh |
| 7Fh |
| FFh |
| |



ISP1760_4

Both the CPU interface logic and the USB host controller require access to the internal ISP1760 RAM at the same time. The internal arbiter controls these accesses to the internal memory, organized internally on a 64-bit data bus width, allowing a maximum bandwidth of 240 MB/s. This bandwidth avoids any bottleneck on accesses both from the CPU interface and the internal USB host controller.

7.3 Accessing the ISP1760 host controller memory: PIO and DMA

The CPU interface of the ISP1760 can be configured for a 16-bit or 32-bit data bus width.

When the ISP1760 is configured for a 16-bit data bus width, the upper unused 16 data lines must be pulled up to $V_{CC(I/O)}$. This can be achieved by connecting DATA[31:16] lines together to a single 10 k Ω pull-up resistor. The 16-bit or 32-bit data bus width configuration is done by programming bit 8 of the HW Mode Control register. This will determine the register and memory access types in both PIO and DMA modes. All accesses must be word-aligned for 16-bit mode and double word aligned for 32-bit mode, where one word = 16 bits. When accessing the host controller registers in 16-bit mode, the register access must always be completed using two subsequent accesses. In the case of a DMA transfer, the 16-bit or 32-bit data bus width configuration will determine the number of bursts that will complete a certain transfer length.

In PIO mode, CS_N, WR_N and RD_N are used to access registers and memory. In DMA mode, the data validation is performed by DACK, instead of CS_N, together with the WR_N and RD_N signals. The DREQ signal will always be asserted as soon as the ISP1760 DMA is enabled.

7.3.1 PIO mode access, memory read cycle

The following method has been implemented to reduce the read access timing in the case of a memory read:

- The Memory register contains the starting address and the bank selection to read from the memory. Before every new read cycle of the same or different banks, an appropriate value is written to this register.
- Once a value is written to this register, the address is stored in the FIFO of that bank and is then used to pre-fetch data for the memory read of that bank.

For every subsequent read operation executed at a contiguous address, the address pointer corresponding to that bank is automatically incremented to pre-fetch the next data to be sent to the CPU.

Memory read accesses for multiple banks can be interleaved. The FIFO block handles the multiplexing of appropriate data to the CPU.

The address written to the Memory register is incremented and used to successively
pre-fetch data from the memory irrespective of the value on the address bus for each
bank, until a new value for a bank is written to the Memory register. This is valid only
when the address refers to the memory space (400h to FFFFh).

For example, consider the following sequence of operations:

Write the starting (read) address 4000h and bank1 = 01 to the Memory register.
 When RD_N is asserted for three cycles with A[17:16] = 01, the returned data corresponds to addresses 4000h, 4004h and 4008h.

Remark: Once 4000h is written to the Memory register for bank1, the bank select value determines the successive incremental addresses used to fetch data. That is, the fetching of data is independent of the address on A[15:0] lines.

Write the starting (read) address 4100h and bank2 = 10 to the Memory register.
 When RD_N is asserted for four cycles with A[17:16] = 10, the returned data corresponds to addresses 4100h, 4104h, 4108h and 410Ch.

Consequently, the RD_N assertion with A[17:16] = 01 will return data from 400Ch because the bank1 read stopped there in the previous cycle. Also, RD_N assertions with A[17:16] = 10 will now return data from 4110h because the bank2 read stopped there in the previous cycle.

7.3.2 PIO mode access, memory write cycle

The PIO memory write access is similar to a normal memory access. It is not necessary to set the pre-fetching address before a write cycle to the memory.

The ISP1760 internal write address will not be automatically incremented during consecutive write accesses, unlike in a series of ISP1760 memory read cycles. The memory write address must be incremented before every access.

7.3.3 PIO mode access, register read cycle

The PIO register read access is similar to a general register access. It is not necessary to set a pre-fetching address before a register read.

The ISP1760 register read address will not be automatically incremented during consecutive read accesses, unlike in a series of ISP1760 memory read cycles. The ISP1760 register read address must be correctly specified before every access.

7.3.4 PIO mode access, register write cycle

The PIO register write access is similar to a general register access. It is not necessary to set a pre-fetching address before a register write.

The ISP1760 register write address will not be automatically incremented during consecutive write accesses, unlike in a series of ISP1760 memory read cycles. The ISP1760 register write address must be correctly specified before every access.

7.3.5 DMA mode, read and write operations

The internal ISP1760 host controller DMA is a slave DMA. The host system processor or DMA must ensure the data transfer to or from the ISP1760 memory.

The ISP1760 DMA supports a DMA burst length of 1, 4, 8 and 16 cycles for both the 16-bit and 32-bit data bus width. DREQ will be asserted at the beginning of the first burst of a DMA transfer and will be de-asserted on the last cycle, RD_N or WR_N active pulse, of that burst. It will be reasserted shortly after the DACK de-assertion, as long as the DMA transfer counter was not reached. DREQ will be de-asserted on the last cycle when the DMA transfer counter is reached and will not be reasserted until the DMA reprogramming is performed. Both the DREQ and DACK signals are programmable as active LOW or active HIGH, according to the system requirements.

The DMA start address must be initialized in the respective register, and the subsequent transfers will automatically increment the internal ISP1760 memory address. A register or memory access or access to other system memory can occur in between DMA bursts, whenever the bus is released because DACK is de-asserted, without affecting the DMA transfer counter or the current address.

Any memory area can be accessed by the system's DMA at any starting address because there are no predefined memory blocks. The DMA transfer must start on a word or double word address, depending on whether the data bus width is set to 16 bit or 32 bit. DMA is the most efficient method to initialize the payload area, to reduce the CPU usage and overall system loading.

The ISP1760 does not implement EOT to signal the end of a DMA transfer. If programmed, an interrupt may be generated by the ISP1760 at the end of the DMA transfer.

The slave DMA of the ISP1760 will issue a DREQ to the DMA controller of the system to indicate that it is programmed for transfer and data is ready. The system DMA controller may also start a transfer without the need of the DREQ, if the ISP1760 memory is available for the data transfer and the ISP1760 DMA programming is completed.

It is also possible that the system's DMA will perform a memory-to-memory type of transfer between the system memory and the ISP1760 memory. The ISP1760 will be accessed in PIO mode. Consequently, memory read operations must be preceded by initializing the Memory register (address 033Ch), as described in <u>Section 7.3.1</u>. No IRQ will be generated by the ISP1760 on completing the DMA transfer but an internal processor interrupt may be generated to signal that the DMA transfer is completed. This is mainly useful in implementing the double-buffering scheme for data transfer to optimize the USB bandwidth.

The ISP1760 DMA programming involves:

- Set the active levels of signals DREQ and DACK in the HW Mode Control register.
- The DMA Start Address register contains the first memory address at which the data transfer will start. It must be word-aligned in 16-bit data bus mode and double word aligned in 32-bit data bus mode.
- The programming of the DMA Configuration register specifies:
 - The type of transfer that will be performed: read or write.
 - The burst size, expressed in bytes, is specified, regardless of the data bus width.
 For the same burst size, a double number of cycles will be generated in 16-bit mode data bus width as compared to 32-bit mode.
 - The transfer length, expressed in number of bytes, defines the number of bursts. The DREQ will be de-asserted and asserted to generate the next burst, as long as there are bytes to be transferred. At the end of a transfer, the DREQ will be de-asserted and an IRQ can be generated if DMAEOTINT (bit 3 in the Interrupt register) is set. The maximum DMA transfer size is equal to the maximum memory size. The transfer size can be an odd or even number of bytes, as required. If the transfer size is an odd number of bytes, the number of bytes transferred by the system's DMA is equal to the next multiple of two for the 16-bit data bus width or four for the 32-bit data bus width. For a write operation, however, only the specified odd number of bytes in the ISP1760 memory will be affected.

 Enable ENABLE_DMA (bit 1) of the DMA Configuration register to determine the assertion of DREQ immediately after setting the bit.

After programming the preceding parameters, the system's DMA may be enabled, waiting for the DREQ to start the transfer or immediate transfer may be started.

The programming of the system's DMA must match the programming of the ISP1760 DMA parameters. Only one DMA transfer may take place at a time. PIO mode data transfer may occur simultaneously with a DMA data transfer, in the same or a different memory area.

7.4 Interrupts

The ISP1760 will assert an IRQ according to the source or event in the Interrupt register. The main steps to enable the IRQ assertion are:

- 1. Set GLOBAL_INTR_EN (bit 0) in the HW Mode Control register.
- Define the IRQ active as level or edge in INTR_LEVEL (bit 1) of the HW Mode Control register.
- Define the IRQ polarity as active LOW or active HIGH in INTR_POL (bit 2) of the HW Mode Control register. These settings must match the IRQ settings of the host processor.

By default, interrupt is level-triggered and active LOW.

4. Program the individual interrupt enable bits in the Interrupt Enable register. The software will need to clear the interrupt status bits in the Interrupt register before enabling individual interrupt enable bits.

Additional IRQ characteristics can be adjusted in the Edge Interrupt Count register, as necessary, applicable only when IRQ is set to be edge-active; a pulse of a defined width is generated every time IRQ is active.

Bits 15 to 0 of the Edge Interrupt Count register define the IRQ pulse width. The maximum pulse width that can be programmed is FFFFh, corresponding to a 1 ms pulse width. This setting is necessary for certain processors that may require a different minimum IRQ pulse width from the default value. The default IRQ pulse width set at power-on is approximately 500 ns.

Bits 31 to 24 of the Edge Interrupt Count register define the minimum interval between two interrupts to avoid frequent interrupts to the CPU. The default value of 00h attributed to these bits determines the normal IRQ generation, without any delay. When a delay is programmed and the IRQ becomes active after the respective delay, several IRQ events may have already occurred.

All the interrupt events are represented by the respective bits allocated in the Interrupt register. There is no mechanism to show the order or the moment of occurrence of an interrupt.

The asserted bits in the Interrupt register can be cleared by writing back the same value to the Interrupt register. This means that writing logic 1 to each of the set bits will reset the corresponding bits to the initial inactive state.

The IRQ generation rules that apply according to the preceding settings are:

• If an event of interrupt occurs but the respective bit in the Interrupt Enable register is not set, then the respective Interrupt register bit is set but the interrupt signal is not asserted.

An interrupt will be generated when interrupt is enabled and the respective bit in the Interrupt Enable register is set.

- For a level trigger, an interrupt signal remains asserted until the processor clears the Interrupt register by writing logic 1 to clear the Interrupt register bits that are set.
- If an interrupt is made edge-sensitive and is asserted, writing to clear the Interrupt register will not have any effect because the interrupt will be asserted for a prescribed amount of clock cycles.
- The clock stopping mechanism does not affect the generation of an interrupt. This is useful during the suspend and resume cycles, when an interrupt is generated to signal a wake-up event.

The IRQ generation can also be conditioned by programming the IRQ Mask OR and IRQ Mask AND registers.

With the help of the IRQ Mask AND and IRQ Mask OR registers for each type of transfer (ISO, INT and bulk), software can determine which PTDs get priority and an interrupt will be generated when the AND or OR conditions are met. The PTDs that are set will wait until the respective bits of the remaining PTDs are set and then all PTDs generate an interrupt request to the CPU together.

The registers definition shows that the AND or OR conditions are applicable to the same category of PTDs: ISO, INT, ATL.

When an IRQ is generated, the PTD Done Map registers and the respective V bits will show which PTDs were completed.

The rules that apply to the IRQ Mask AND or IRQ Mask OR settings are:

- The OR mask has a higher priority over the AND mask. An IRQ is generated if bit n of the done map is set and the corresponding bit n of the OR Mask register is set.
- If the OR mask for any done bit is not set, then the AND mask comes into picture. An IRQ is generated if all the corresponding done bits of the AND Mask register are set. For example: If bits 2, 4 and 10 are set in the AND Mask register, an IRQ is generated only if bits 2, 4, 10 of the done map are set.
- If using the IRQ interval setting for the bulk PTD, an interrupt will only occur at the regular time interval as programmed in the ATL Done Timeout register. Even if an interrupt event occurs before the time-out of the register, no IRQ will be generated until the time is up.

For an example on using the IRQ Mask AND or IRQ Mask OR registers without the ATL Done Timeout register, see Table 5.

The AND function: Activate the IRQ only if PTDs 1, 2 and 4 are done.

The OR function: If any of the PTDs 7, 8 or 9 are done, an IRQ for each of the PTD will be raised.

| Table 5. | Using the IRQ Mask AND or IRQ Mask OR registers | | | | | | | | |
|----------|-------------------------------------------------|-------------|------|----------|-----------------------|--|--|--|--|
| PTD | AND register | OR register | Time | PTD done | IRQ | | | | |
| 1 | 1 | 0 | 1 ms | 1 | - | | | | |
| 2 | 1 | 0 | - | 1 | - | | | | |
| 3 | 0 | 0 | - | - | - | | | | |
| 4 | 1 | 0 | 3 ms | 1 | active because of AND | | | | |
| 5 | 0 | 0 | - | - | - | | | | |
| 6 | 0 | 0 | - | - | - | | | | |
| 7 | 0 | 1 | 5 ms | 1 | active because of OR | | | | |
| 8 | 0 | 1 | 6 ms | 1 | active because of OR | | | | |
| 9 | 0 | 1 | 7 ms | 1 | active because of OR | | | | |
| | | | | | | | | | |

able 5. Using the IRQ Mask AND or IRQ Mask OR registers

7.5 Phase-Locked Loop (PLL) clock multiplier

The internal PLL requires a 12 MHz input, which can be a 12 MHz crystal or a 12 MHz clock already existing in the system with a precision better than 50 ppm. This allows the use of a low-cost 12 MHz crystal that also minimizes ElectroMagnetic Interference (EMI). When an external crystal is used, make sure the CLKIN pin is connected to $V_{CC(I/Q)}$.

The PLL block generates all the main internal clocks required for normal functionality of various blocks: 30 MHz, 48 MHz and 60 MHz.

No external components are required for the PLL operation.

7.6 Power management

The ISP1760 implements a flexible power management scheme, allowing various power saving stages.

The usual powering scheme implies programming EHCI registers and the internal Hi-Speed USB (USB 2.0) hub in the same way it is done in the case of a PCI Hi-Speed USB host controller with a Hi-Speed USB hub attached.

When the ISP1760 is in suspend mode, the main internal clocks will be stopped to ensure minimum power consumption. An internal LazyClock of 100 kHz \pm 40 % will continue running. This allows initiating a resume on one of these events:

- External USB device connect or disconnect
- CS_N signal asserted when the ISP1760 is accessed
- Driving the SUSPEND/WAKEUP_N pin to a LOW level

The SUSPEND/WAKEUP_N pin is a bidirectional pin. This pin must be connected to one of the GPIO pins of a processor.

The awake state can be verified by reading the LOW level of this pin. If the level is HIGH, it means that the ISP1760 is in the suspend state.

The SUSPEND/WAKEUP_N pin requires a pull-up because in the ISP1760 suspended state the pin becomes 3-state and can be pulled down, driving it externally by switching the processor's GPIO line to output mode to generate the ISP1760 wake-up.

The SUSPEND/WAKEUP_N pin is a 3-state output. It is also an input to the internal wake-up logic.

When in suspend mode, the ISP1760 internal wake-up circuitry will sense the status of the SUSPEND/WAKEUP_N pin:

- If it remains pulled-up, no wake-up is generated because a HIGH is sensed by the internal wake-up circuit.
- If the pin is externally pulled LOW, for example, by the GPIO line or just as a test by jumper, the input to the wake-up circuitry becomes LOW and the wake-up is internally initiated.

The resume state has a clock-off count timer defined by bits 31 to 16 of the Power Down Control register. The default value of this timer is 10 ms, meaning that the resume state will be maintained for 10 ms. If during this time, the RUN/STOP bit in the USBCMD register is set to logic 1, the host controller will go into a permanent resume; the normal functional state. If the RUN/STOP bit is not set during the time determined by the clock-off count, the ISP1760 will switch back to suspend mode after the specified time. The maximum delay that can be programmed in the clock-off count field is approximately 500 ms.

Additionally, the Power Down Control register allows the ISP1760 internal blocks to be disabled for lower power consumption as defined in Table 51.

The lowest suspend current, $I_{CC(susp)}$, that can be achieved is approximately 150 µA at room temperature. The suspend current will increase with the increase in temperature, with approximately 300 µA at 40 °C and up to a typical 1 mA at 85 °C. The system is not in suspend mode when its temperature increases above 40 °C. Therefore, even a 1 mA current consumption by the ISP1760 in suspend mode can be considered negligible. In normal environmental conditions, when the system is in suspend mode, the maximum ISP1760 temperature will be approximately 40 °C determined by the ambient temperature so the ISP1760 maximum suspend current will be below 300 µA. An alternative solution to achieve a very low suspend current is to completely switch off the V_{CC(5V0)} power input by using an external PMOS transistor, controlled by one of the GPIO pins of the processor. This is possible because the ISP1760 can be used in hybrid mode, which allows only the V_{CC(I/O)} powered on to avoid loading of the system bus.

When the ISP1760 power is always on, the time from wake-up to suspend will be approximately 100 ms.

It is necessary to wait for the CLKREADY interrupt assertion before programming the ISP1760 because internal clocks are stopped during deep-sleep suspend and restarted after the first wake-up event. The occurrence of the CLKREADY interrupt means that internal clocks are running and the normal functionality is achieved.

It is estimated that the CLKREADY interrupt will be generated less than 100 μ s after the wake-up event, if the power to the ISP1760 was on during suspend.

If the ISP1760 is used in hybrid mode and $V_{CC(5V0)}$ is off during suspend, a 2 ms reset pulse is required when the power is switched back on, before the resume programming sequence starts. This will ensure that internal clocks are running and all logics reach a stable initial state.

7.7 Overcurrent detection

The ISP1760 can implement a digital or analog overcurrent detection scheme. Bit 15 of the HW Mode Control register can be programmed to select the analog or digital overcurrent detection. An analog overcurrent detection circuit is integrated on-chip. The main features of this circuit are self reporting, automatic resetting, low-trip time and low cost. This circuit offers an easy solution at no extra hardware cost on the board. The port power will automatically be disabled by the ISP1760 on an overcurrent event occurrence, by de-asserting the PSWn_N signal without any software intervention.


When using the integrated analog overcurrent detection, the range of the overcurrent detection voltage for the ISP1760 is 45 mV to 100 mV. Calculation of external components should be based on the 45 mV value, with the actual overcurrent detection threshold usually positioned in the middle of the interval.

For an overcurrent limit of 500 mA per port, a PMOS with R_{DSon} of approximately 100 m Ω is required. If a PMOS with a lower R_{DSon} is used, analog overcurrent detection can be adjusted using a series resistor; see Figure 7.

 $\Delta V_{PMOS} = \Delta V_{trip(OC)} = \Delta V_{trip(int)} - (I_{OC(nom)} \times R_{adj(oc)})$, where:

 ΔV_{PMOS} = voltage drop on PMOS

```
I_{OC(nom)} = 1 \ \mu A
```



The digital overcurrent scheme requires using an external power switch with integrated overcurrent detection, such as LM3526, MIC2526 (2 ports) or LM3544 (4 ports). These devices are controlled by PSWn_N signals corresponding to each port. In the case of overcurrent occurrence, these devices will assert OCn_N signals. On OCn_N assertion, the ISP1760 cuts off the port power by de-asserting PSWn_N. The external integrated power switch will also automatically cut off the port power in the case of an overcurrent event, by implementing thermal shutdown. An internal delay filter will prevent false overcurrent reporting because of in-rush currents when plugging a USB device. Because of this internal delay, as soon as OCn_N is asserted, PSWn_N will switch off the external PMOS in less than 15 ms.

7.8 Power supply

Figure 8 shows the ISP1760 power supply connection.





Figure 9 shows the most commonly used power supply connection.



7.8.1 Hybrid mode

Table 6 shows the description of hybrid mode.

ISP1760_4 Product data sheet

Rev. 04 — 4 February 2008

| Table 6. | Hybrid mode | | |
|----------------------|-------------|--------|--|
| Voltage | | Status | |
| V _{CC(5V0)} | | off | |
| V _{CC(I/O)} | | on | |

In hybrid mode (see Figure 10), $V_{CC(5V0)}$ can be switched off using an external PMOS transistor, controlled using one of the GPIO pins of the processor. This helps to reduce the suspend current, $I_{CC(I/O)}$, below 100 μ A. If the ISP1760 is used in hybrid mode and $V_{CC(5V0)}$ is off during suspend, a 2 ms reset pulse is required when power is switched back on, before the resume programming sequence starts.




Table 7 shows the status of output pins during hybrid mode.

Table 7. Pin status in hybrid mode

| Pins | V _{CC(I/O)} | V _{CC(5V0)} | Status |
|------------------------------------------------------------------|----------------------|----------------------|-----------|
| DATA[31:0], A[17:1], TEST1, TEST2, TEST3, | on | on | normal |
| TEST4, TEST5, TEST6, TEST7, DREQ, DACK, IRQ, SUSPEND/WAKEUP N | on | off | high-Z |
| DACK, INQ, SUCH END/WAREOF_N | off | Х | undefined |
| CS_N, RESET_N, RD_N, WR_N | on | Х | input |
| | off | Х | undefined |


7.9 Power-On Reset (POR)

When $V_{CC(I/O)}$ is directly connected to the RESET_N pin, the internal POR pulse width, t_{PORP} , will typically be 800 ns. The pulse is started when $V_{CC(5V0)}$ rises above V_{TRIP} of 1.2 V.

ISP1760_4 Product data sheet


To give a better view of the functionality, Figure 11 shows a possible curve of $V_{CC(5V0)}$ with dips at t2 to t3 and t4 to t5. If the dip at t4 to t5 is too short, that is, < 11 µs, the internal POR pulse will not react and will remain LOW. The internal POR starts with a 1 at t0. At t1, the detector will see the passing of the trip level and a delay element will add another t_{PORP} before it drops to 0.

The internal POR pulse will be generated whenever $V_{CC(5V0)}$ drops below V_{TRIP} for more than 11 $\mu s.$



The recommended RESET input pulse length at power-on must be at least 2 ms to ensure that internal clocks are stable.

The RESET_N pin can be either connected to $V_{CC(I/O)}$ using the internal POR circuit or externally controlled by the microcontroller, ASIC, and so on. Figure 12 shows the availability of the clock with respect to the external POR.



8. Registers

Table 8 shows the bit description of the registers.

- All registers range from 0000h to 03FFh. These registers can be read or written as double word, that is 32-bit data. In the case of a 16-bit data bus width, two subsequent accesses are necessary to complete the register read or write cycle.
- Operational registers range from 0000h to 01FFh. Configuration registers range from 0300h to 03FFh.

| Table 8. | Register overview | | |
|-------------|----------------------|-------------|---------------------------|
| Address | Register | Reset value | References |
| EHCI capal | bility registers | | |
| 0000h | CAPLENGTH | 20h | Section 8.1.1 on page 30 |
| 0002h | HCIVERSION | 0100h | Section 8.1.2 on page 30 |
| 0004h | HCSPARAMS | 0000 0011h | Section 8.1.3 on page 30 |
| 0008h | HCCPARAMS | 0000 0086h | Section 8.1.4 on page 31 |
| EHCI opera | ational registers | | |
| 0020h | USBCMD | 0008 0B00h | Section 8.2.1 on page 32 |
| 0024h | USBSTS | 0000 0000h | Section 8.2.2 on page 33 |
| 0028h | USBINTR | 0000 0000h | Section 8.2.3 on page 34 |
| 002Ch | FRINDEX | 0000 0000h | Section 8.2.4 on page 34 |
| 0060h | CONFIGFLAG | 0000 0000h | Section 8.2.5 on page 35 |
| 0064h | PORTSC1 | 0000 2000h | Section 8.2.6 on page 36 |
| 0130h | ISO PTD Done Map | 0000 0000h | Section 8.2.7 on page 37 |
| 0134h | ISO PTD Skip Map | FFFF FFFFh | Section 8.2.8 on page 37 |
| 0138h | ISO PTD Last PTD | 0000 0000h | Section 8.2.9 on page 38 |
| 0140h | INT PTD Done Map | 0000 0000h | Section 8.2.10 on page 38 |
| 0144h | INT PTD Skip Map | FFFF FFFFh | Section 8.2.11 on page 38 |
| 0148h | INT PTD Last PTD | 0000 0000h | Section 8.2.12 on page 39 |
| 0150h | ATL PTD Done Map | 0000 0000h | Section 8.2.13 on page 39 |
| 0154h | ATL PTD Skip Map | FFFF FFFFh | Section 8.2.14 on page 39 |
| 0158h | ATL PTD Last PTD | 0000 0000h | Section 8.2.15 on page 40 |
| 0200h to 02 | 2FFh reserved | - | - |
| Configurat | ion registers | | |
| 0300h | HW Mode Control | 0000 0100h | Section 8.3.1 on page 40 |
| 0304h | Chip ID | 0001 1761h | Section 8.3.2 on page 41 |
| 0308h | Scratch | 0000 0000h | Section 8.3.3 on page 42 |
| 030Ch | SW Reset | 0000 0000h | Section 8.3.4 on page 42 |
| 0330h | DMA Configuration | 0000 0000h | Section 8.3.5 on page 43 |
| 0334h | Buffer Status | 0000 0000h | Section 8.3.6 on page 44 |
| 0338h | ATL Done Timeout | 0000 0000h | Section 8.3.7 on page 45 |
| 033Ch | Memory | 0000 0000h | Section 8.3.8 on page 45 |
| 0340h | Edge Interrupt Count | 0000 000Fh | Section 8.3.9 on page 46 |

ISP1760_4 Product data sheet

Rev. 04 — 4 February 2008

Embedded Hi-Speed USB host controller

| AddressRegisterReset valueReferences0344hDMA Start Address0000 0000hSection 8.3.10 on page 470354hPower Down Control03E8 1BA0hSection 8.3.11 on page 480374hPort 1 Control0086 0086hSection 8.3.12 on page 50Interrupt registers0310hInterrupt0000 0000hSection 8.4.1 on page 510314hInterrupt Enable0000 0000hSection 8.4.2 on page 530318hISO IRQ Mask OR0000 0000hSection 8.4.3 on page 540310hINT IRQ Mask OR0000 0000hSection 8.4.4 on page 550320hATL IRQ Mask AND0000 0000hSection 8.4.5 on page 550328hINT IRQ Mask AND0000 0000hSection 8.4.7 on page 550320hATL IRQ Mask AND0000 0000hSection 8.4.8 on page 550320hATL IRQ Mask AND0000 0000hSection 8.4.8 on page 550328hINT IRQ Mask AND0000 0000hSection 8.4.8 on page 55 | Table 8. | Register overviewcontinued | | |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------|----------------------------|-------------|---------------------------|
| 0354hPower Down Control03E8 1BA0hSection 8.3.11 on page 480374hPort 1 Control0086 0086hSection 8.3.12 on page 50Interrupt registers0000 0000hSection 8.4.1 on page 510310hInterrupt0000 0000hSection 8.4.1 on page 530314hInterrupt Enable0000 0000hSection 8.4.2 on page 530318hISO IRQ Mask OR0000 0000hSection 8.4.3 on page 54031ChINT IRQ Mask OR0000 0000hSection 8.4.4 on page 550320hATL IRQ Mask OR0000 0000hSection 8.4.5 on page 550324hISO IRQ Mask AND0000 0000hSection 8.4.6 on page 550328hINT IRQ Mask AND0000 0000hSection 8.4.7 on page 55 | Address | Register | Reset value | References |
| 0374h Port 1 Control 0086 0086h Section 8.3.12 on page 50 Interrupt registers 0310h Interrupt 0000 0000h Section 8.4.1 on page 51 0314h Interrupt Enable 0000 0000h Section 8.4.2 on page 53 0318h ISO IRQ Mask OR 0000 0000h Section 8.4.3 on page 54 031Ch INT IRQ Mask OR 0000 0000h Section 8.4.4 on page 55 0320h ATL IRQ Mask OR 0000 0000h Section 8.4.5 on page 55 0324h ISO IRQ Mask AND 0000 0000h Section 8.4.6 on page 55 0328h INT IRQ Mask AND 0000 0000h Section 8.4.7 on page 55 | 0344h | DMA Start Address | 0000 0000h | Section 8.3.10 on page 47 |
| Interrupt registers Interrupt registers 0310h Interrupt 0000 0000h Section 8.4.1 on page 51 0314h Interrupt Enable 0000 0000h Section 8.4.2 on page 53 0318h ISO IRQ Mask OR 0000 0000h Section 8.4.3 on page 54 031Ch INT IRQ Mask OR 0000 0000h Section 8.4.4 on page 55 0320h ATL IRQ Mask OR 0000 0000h Section 8.4.5 on page 55 0324h ISO IRQ Mask AND 0000 0000h Section 8.4.6 on page 55 0328h INT IRQ Mask AND 0000 0000h Section 8.4.7 on page 55 | 0354h | Power Down Control | 03E8 1BA0h | Section 8.3.11 on page 48 |
| 0310h Interrupt 0000 0000h Section 8.4.1 on page 51 0314h Interrupt Enable 0000 0000h Section 8.4.2 on page 53 0318h ISO IRQ Mask OR 0000 0000h Section 8.4.3 on page 54 031Ch INT IRQ Mask OR 0000 0000h Section 8.4.4 on page 55 0320h ATL IRQ Mask OR 0000 0000h Section 8.4.5 on page 55 0324h ISO IRQ Mask AND 0000 0000h Section 8.4.6 on page 55 0328h INT IRQ Mask AND 0000 0000h Section 8.4.7 on page 55 | 0374h | Port 1 Control | 0086 0086h | Section 8.3.12 on page 50 |
| 0314h Interrupt Enable 0000 0000h Section 8.4.2 on page 53 0318h ISO IRQ Mask OR 0000 0000h Section 8.4.3 on page 54 031Ch INT IRQ Mask OR 0000 0000h Section 8.4.4 on page 55 0320h ATL IRQ Mask OR 0000 0000h Section 8.4.5 on page 55 0324h ISO IRQ Mask AND 0000 0000h Section 8.4.6 on page 55 0328h INT IRQ Mask AND 0000 0000h Section 8.4.7 on page 55 | Interrupt | registers | | |
| O318h ISO IRQ Mask OR 0000 0000h Section 8.4.3 on page 54 031Ch INT IRQ Mask OR 0000 0000h Section 8.4.4 on page 55 0320h ATL IRQ Mask OR 0000 0000h Section 8.4.5 on page 55 0324h ISO IRQ Mask AND 0000 0000h Section 8.4.6 on page 55 0328h INT IRQ Mask AND 0000 0000h Section 8.4.7 on page 55 | 0310h | Interrupt | 0000 0000h | Section 8.4.1 on page 51 |
| O31Ch INT IRQ Mask OR 0000 0000h Section 8.4.4 on page 55 0320h ATL IRQ Mask OR 0000 0000h Section 8.4.5 on page 55 0324h ISO IRQ Mask AND 0000 0000h Section 8.4.6 on page 55 0328h INT IRQ Mask AND 0000 0000h Section 8.4.7 on page 55 | 0314h | Interrupt Enable | 0000 0000h | Section 8.4.2 on page 53 |
| O320h ATL IRQ Mask OR 0000 0000h Section 8.4.5 on page 55 0324h ISO IRQ Mask AND 0000 0000h Section 8.4.6 on page 55 0328h INT IRQ Mask AND 0000 0000h Section 8.4.7 on page 55 | 0318h | ISO IRQ Mask OR | 0000 0000h | Section 8.4.3 on page 54 |
| 0324h ISO IRQ Mask AND 0000 0000h Section 8.4.6 on page 55 0328h INT IRQ Mask AND 0000 0000h Section 8.4.7 on page 55 | 031Ch | INT IRQ Mask OR | 0000 0000h | Section 8.4.4 on page 55 |
| 0328h INT IRQ Mask AND 0000 0000h Section 8.4.7 on page 55 | 0320h | ATL IRQ Mask OR | 0000 0000h | Section 8.4.5 on page 55 |
| | 0324h | ISO IRQ Mask AND | 0000 0000h | Section 8.4.6 on page 55 |
| 032Ch ATL IRQ Mask AND 0000 0000h Section 8.4.8 on page 56 | 0328h | INT IRQ Mask AND | 0000 0000h | Section 8.4.7 on page 55 |
| | 032Ch | ATL IRQ Mask AND | 0000 0000h | Section 8.4.8 on page 56 |

8.1 EHCI capability registers

8.1.1 CAPLENGTH register

The bit description of the Capability Length (CAPLENGTH) register is given in Table 9.

| Table 9. | CAPLENGTH - Capability | Lenath reaister (| address 0000h |) bit description |
|----------|-------------------------------|-------------------|---------------|-------------------|
| | | | | |

| Bit | Symbol | Access | Value | Description |
|--------|----------------|--------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| 7 to 0 | CAPLENGTH[7:0] | R | 20h | Capability Length : This is used as an offset. It is added to the register base to find the beginning of the operational register space. |

8.1.2 HCIVERSION register

<u>Table 10</u> shows the bit description of the Host Controller Interface Version Number (HCIVERSION) register.

| Table 10. | HCIVERSION - Host Controller Interface Version Number register (address 0002h) bit description | | | | | |
|-----------|------------------------------------------------------------------------------------------------|--------|-------|-------------------------------------------------------------|--|--|
| Bit | Symbol | Access | Value | Description | | |
| 15 to 0 | HCIVERSION[15:0] | R | 0100h | Host Controller Interface Version Number: It contains a BCD | | |

| enco | Controller Interface Version Number : It contains a BCD ding of the version number of the interface to which the host oller interface conforms. |
|------|--------------------------------------------------------------------------------------------------------------------------------------------------------|
|------|--------------------------------------------------------------------------------------------------------------------------------------------------------|

8.1.3 HCSPARAMS register

The Host Controller Structural Parameters (HCSPARAMS) register is a set of fields that are structural parameters. The bit allocation is given in <u>Table 11</u>.

| Table 11. HCSPARAMS - Host Controller Structural Parameters register (address 0004h) bit allocation | ation |
|-------------------------------------------------------------------------------------------------------------|-------|
|-------------------------------------------------------------------------------------------------------------|-------|

| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|----|----|----|------|------|----|----|----|
| Symbol | | | | rese | rved | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R | R | R | R | R | R | R | R |

ISP1760_4

Product data sheet

Embedded Hi-Speed USB host controller

| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|-----|------|---------------|-----|----------|-------|---------|-----------------|
| Symbol | | DPN | [3:0] | | reserved | | | P_INDICAT OR |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R | R | R | R | R | R | R | R |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Symbol | | N_C | C[3:0] | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R | R | R | R | R | R | R | R |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Symbol | PRR | rese | rved | PPC | | N_POR | TS[3:0] | |
| Reset | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| Access | R | R | R | R | R | R | R | R |
| | | | | | | | | |

Table 12. HCSPARAMS - Host Controller Structural Parameters register (address 0004h) bit description

| Bit | Symbol | Description ^[1] |
|----------|--------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 to 24 | - | reserved; write logic 0 |
| 23 to 20 | DPN[3:0] | Debug Port Number : This field identifies which of the host controller ports is the debug port. |
| 19 to 17 | - | reserved; write logic 0 |
| 16 | P_INDICATOR | Port Indicators : This bit indicates whether the ports support port indicator control. |
| 15 to 12 | N_CC[3:0] | Number of Companion Controller : This field indicates the number of companion controllers associated with this Hi-Speed USB host controller. |
| 11 to 8 | N_PCC[3:0] | Number of Ports per Companion Controller: This field indicates the number of ports supported per companion host controller. |
| 7 | PRR | Port Routing Rules : This field indicates the method used to map ports to companion controllers. |
| 6 to 5 | - | reserved; write logic 0 |
| 4 | PPC | Port Power Control : This field indicates whether the host controller implementation includes port power control. |
| 3 to 0 | N_PORTS[3:0] | N_Ports : This field specifies the number of physical downstream ports implemented on this host controller. |

[1] For details on register bit description, refer to <u>Ref. 2 "Enhanced Host Controller Interface Specification for</u> Universal Serial Bus Rev. 1.0".

8.1.4 HCCPARAMS register

The Host Controller Capability Parameters (HCCPARAMS) register is a four-byte register, and the bit allocation is given in Table 13.

| Table 13. | HCCPARAMS - Host Controller | r Capability Parameters re | gister (address 0008h) bit allocation |
|-----------|-----------------------------|----------------------------|---------------------------------------|
|-----------|-----------------------------|----------------------------|---------------------------------------|

| | | | | - | | - | | |
|----------------|------|----|--------|----------------|---------|----|------------|----------------------------|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| Symbol | | | | rese | erved | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R | R | R | R | R | R | R | R |
| ISP1760_4 | | | | | | | © NXP B.V. | 2008. All rights reserved. |
| Product data s | heet | | Rev. (| 04 — 4 Februar | ry 2008 | | | 31 of 110 |

Embedded Hi-Speed USB host controller

| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|----|-----|-------|-----|----------|------|------|----------|
| Symbol | | | | res | erved | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R | R | R | R | R | R | R | R |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Symbol | | | | EEC | P[7:0] | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R | R | R | R | R | R | R | R |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Symbol | | IST | [3:0] | | reserved | ASPC | PFLF | reserved |
| Reset | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| Access | R | R | R | R | R | R | R | R |

| Table 14. | HCCPARA descriptio | MS - Host Controller Capability Parameters register (address 0008h) bit n |
|-----------|-----------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Bit | Symbol | Description ^[1] |
| 31 to 16 | - | reserved; write logic 0 |
| 15 to 8 | EECP[7:0] | EHCI Extended Capabilities Pointer : Default = implementation dependent. This optional field indicates the existence of a capabilities list. |
| 7 to 4 | IST[3:0] | Isochronous Scheduling Threshold : Default = implementation dependent. This field indicates, relative to the current position of the executing host controller, where software can reliably update the isochronous schedule. |
| 3 | - | reserved; write logic 0 |
| 2 | ASPC | Asynchronous Schedule Park Capability : Default = implementation dependent. If this bit is set to logic 1, the host controller supports the park feature for high-speed Transfer Descriptors in the Asynchronous Schedule. |
| 1 | PFLF | Programmable Frame List Flag : Default = implementation dependent. If this bit is cleared, the system software must use a frame list length of 1024 elements with this host controller. |
| | | If PFLF is set, the system software can specify and use a smaller frame list and configure the host through the Frame List Size (FLS) field of the USBCMD register. |
| 0 | - | reserved; write logic 0 |

[1] For details on register bit description, refer to <u>Ref. 2 "Enhanced Host Controller Interface Specification for</u> <u>Universal Serial Bus Rev. 1.0"</u>.

8.2 EHCI operational registers

8.2.1 USBCMD register

The USB Command (USBCMD) register indicates the command to be executed by the serial host controller. Writing to this register causes a command to be executed. <u>Table 15</u> shows the USBCMD register bit allocation.

| Table 15. | 02BCIMD - 02 | D Commanu | register (auu | 1655 002011) 1 | | | | |
|-----------|--------------|-----------|---------------|-------------------------|--------------------|-----|---------|-----|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| Symbol | | | | reser | ved ^[1] | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Symbol | | | | reser | ved ^[1] | | | |
| Reset | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Symbol | | | | reser | ved ^[1] | | | |
| Reset | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Symbol | LHCR | | | reserved ^[1] | | | HCRESET | RS |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Table 15. USBCMD - USB Command register (address 0020h) bit allocation

[1] The reserved bits should always be written with the reset value.

Table 16. USBCMD - USB Command register (address 0020h) bit description

| Bit | Symbol | Description ^[1] |
|---------|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 to 8 | - | reserved |
| 7 | LHCR | Light Host Controller Reset (optional): If implemented, it allows the driver software to reset the EHCI controller without affecting the state of the ports or the relationship to the companion host controllers. If not implemented, a read of this field will always return logic 0. |
| 6 to 2 | - | reserved |
| 1 | HCRESET | Host Controller Reset : This control bit is used by the software to reset the host controller. |
| 0 | RS | Run/Stop : 1 = Run, 0 = Stop. When set, the host controller executes the schedule. |

[1] For details on register bit description, refer to <u>Ref. 2 "Enhanced Host Controller Interface Specification for</u> Universal Serial Bus Rev. 1.0".

8.2.2 USBSTS register

The USB Status (USBSTS) register indicates pending interrupts and various states of the host controller. The status resulting from a transaction on the serial bus is not indicated in this register. Software clears register bits by writing ones to them. The bit allocation is given in Table 17.

| Table 17. USE | STS - USB Status | s register (address | 0024h) bit allocation |
|---------------|------------------|---------------------|-----------------------|
|---------------|------------------|---------------------|-----------------------|

| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|-----|-----|-----|-------|--------------------|-----|-----|-----|
| Symbol | | | | reser | ved ^[1] | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

ISP1760_4

Product data sheet

Embedded Hi-Speed USB host controller

| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|-----|-------|--------|-------|--------------------|-----|-------|--------------------|
| Symbol | | | | reser | ved ^[1] | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Symbol | | | | reser | ved ^[1] | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Symbol | | reser | ved[1] | | FLR | PCD | reser | ved ^[1] |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| | 1 | | | | | | | |

[1] The reserved bits should always be written with the reset value.

Table 18. USBSTS - USB Status register (address 0024h) bit description

| Bit | Symbol | Description ^[1] |
|---------|--------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 to 4 | - | reserved; write logic 0 |
| 3 | FLR | Frame List Rollover : The host controller sets this bit to logic 1 when the frame list Index rolls over from its maximum value to zero. |
| 2 | PCD | Port Change Detect : The host controller sets this bit to logic 1 when any port, where the PO bit is cleared, has a change to a one or a FPR bit changes to a one as a result of a J-K transition detected on a suspended port. |
| 1 to 0 | - | reserved |

[1] For details on register bit description, refer to <u>Ref. 2 "Enhanced Host Controller Interface Specification for</u> Universal Serial Bus Rev. 1.0".

8.2.3 USBINTR register

The USB Interrupt (USBINTR) register is a read or write register located at 0028h. All the bits in this register are reserved.

8.2.4 FRINDEX register

The Frame Index (FRINDEX) register is used by the host controller to index into the periodic frame list. The register updates every 125 μ s (once each microframe). Bits n to 3 are used to select a particular entry in the periodic frame list during periodic schedule execution. The number of bits used for the index depends on the size of the frame list as set by the system software in the Frame List Size (FLS) field of the USBCMD register. This register must be written as a double word. A word-only write (16-bit mode) produces undefined results. A write to this register while the RS (Run/Stop) bit is set produces undefined results. Writes to this register also affect the SOF value. The bit allocation is given in Table 19.

| Table 19. F | RINDEX - Frame | Index register (| address: 0 | 002Ch) bit allocation |
|-------------|----------------|------------------|------------|-----------------------|
|-------------|----------------|------------------|------------|-----------------------|

| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|-----|-----|-----|-------|--------------------|-----|-----|-----|
| Symbol | | | | reser | ved ^[1] | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

ISP1760_4

Product data sheet

Rev. 04 — 4 February 2008

© NXP B.V. 2008. All rights reserved.

Embedded Hi-Speed USB host controller

| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
|--------|-------------------------|--------------------|---------------|-----|-----|-----|-----|-----|--|
| Symbol | reserved ^[1] | | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| Symbol | reser | ved ^[1] | FRINDEX[13:8] | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| Symbol | FRINDEX[7:0] | | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| | | | | | | | | | |

[1] The reserved bits should always be written with the reset value.

| Table 20. | FRINDEX | - Frame Index register (address: 002Ch) bit description |
|-----------|-------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Bit | Symbol | Description ^[1] |
| 31 to 14 | - | reserved |
| 13 to 0 | FRINDEX [13:0] | Frame Index : Bits in this register are used for the frame number in the SOF packet and as the index into the frame list. The value in this register increments at the end of each time frame. For example, microframe. |

[1] For details on register bit description, refer to <u>Ref. 2 "Enhanced Host Controller Interface Specification for</u> Universal Serial Bus Rev. 1.0".

8.2.5 CONFIGFLAG register

The bit allocation of the Configure Flag (CONFIGFLAG) register is given in Table 21.

| Table 21. | CONFIGFLAG - | Configure Flag | register (address | 0060h) bit allocation |
|-----------|--------------|----------------|-------------------|-----------------------|
|-----------|--------------|----------------|-------------------|-----------------------|

| | | | 00 | <u> </u> | , | | | |
|--------|-------------------------|-----|-----|----------|-----|-----|-----|-----|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| Symbol | reserved ^[1] | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Symbol | reserved ^[1] | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Symbol | reserved ^[1] | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Symbol | reserved ^[1] | | | | | | | CF |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

[1] The reserved bits should always be written with the reset value.

ISP1760_4

Product data sheet

| Table 22. | CONFIGF | CONFIGFLAG - Configure Flag register (address 0060h) bit description | | | | | |
|-----------|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|--|
| Bit | Symbol | Description ^[1] | | | | | |
| 31 to 1 | - | reserved | | | | | |
| 0 | CF | Configure Flag : The host software sets this bit as the last action when it is configuring the host controller. This bit controls the default port-routing control logic. | | | | | |

[1] For details on register bit description, refer to <u>Ref. 2 "Enhanced Host Controller Interface Specification for</u> Universal Serial Bus Rev. 1.0".

8.2.6 PORTSC1 register

The Port Status and Control (PORTSC) register (bit allocation: <u>Table 23</u>) is in the power well. It is reset by hardware only when the auxiliary power is initially applied or in response to a host controller reset. The initial conditions of a port are:

- No peripheral connected
- Port disabled

If the port has power control, software cannot change the state of the port until it sets port power bits. Software must not attempt to change the state of the port until the power is stable on the port (maximum delay is 20 ms from the transition).

| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|------|-------|--------------------|-------------------------|----------------|------|-------------------------|------|
| Symbol | | | | reserv | /ed[<u>1]</u> | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Symbol | | reser | ved ^[1] | | | PT | C[3:0] | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Symbol | PIC[| 1:0] | PO | PP | LS[| 1:0] | reserved ^[1] | PR |
| Reset | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| Access | R | R | R/W | R/W | R/W | R/W | R/W | R |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Symbol | SUSP | FPR | | reserved ^[1] | | PED | ECSC | ECCS |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R |
| | | | | | | | | |

Table 23. PORTSC1 - Port Status and Control 1 register (address 0064h) bit allocation

[1] The reserved bits should always be written with the reset value.

| Bit | Symbol | Description ^[1] |
|----------|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 to 20 | - | reserved |
| 19 to 16 | PTC[3:0] | Port Test Control : When this field is zero, the port is not operating in test mode. A nonzero value indicates that it is operating in test mode indicates by the value. |
| 15 to 14 | PIC[1:0] | Port Indicator Control : Writing to this field has no effect if the P_INDICATOR bit in the HCSPARAMS register is logic 0. |
| | | For a description on how these bits are implemented, refer to <u>Ref. 1</u> <u>"Universal Serial Bus Specification Rev. 2.0"</u> . ^[2] |
| 13 | PO | Port Owner : This bit unconditionally goes to logic 0 when the configured bit in the CONFIGFLAG register makes a logic 0 to logic 1 transition. Thi bit unconditionally goes to logic 1 whenever the configured bit is logic 0. |
| 12 | PP | Port Power : The function of this bit depends on the value of the PPC (Power Control) field in the HCSPARAMS register. |
| 11 to 10 | LS[1:0] | Line Status: This field reflects the current logical levels of the DP (bit 11 and DM (bit 10) signal lines. |
| 9 | - | reserved |
| 8 | PR | Port Reset : Logic 1 means the port is in the reset state. Logic 0 means the port is not in reset. ^[2] |
| 7 | SUSP | Suspend : Logic 1 means the port is in the suspend state. Logic 0 mean the port is not suspended. ^[2] |
| 6 | FPR | Force Port Resume: Logic 1 means resume detected or driven on the port. Logic 0 means no resume (K-state) detected or driven on the port. |
| 5 to 3 | - | reserved |
| 2 | PED | Port Enabled/Disabled: Logic 1 means enable. Logic 0 means disable. |
| 1 | ECSC | Connect Status Change : Logic 1 means change in ECCS. Logic 0 means no change. ^[2] |
| 0 | ECCS | Current Connect Status : Logic 1 indicates a device is present on the port. Logic 0 indicates no device is present. ^[2] |

[1] For details on register bit description, refer to <u>Ref. 2 "Enhanced Host Controller Interface Specification for</u> Universal Serial Bus Rev. 1.0".

[2] These fields read logic 0, if the PP (Port Power) bit in register PORTSC1 is logic 0.

8.2.7 ISO PTD Done Map register

The bit description of the register is given in Table 25.

| Table 25. | ISO PTD Done Map register (address 0130h) bit description | | | | | | | |
|-----------|-----------------------------------------------------------|--------|------------|---------------------------------------------------------------------------------|--|--|--|--|
| Bit | Symbol | Access | Value | Description | | | | |
| 31 to 0 | ISO_PTD_DONE _MAP[31:0] | R | 0000 0000h | ISO PTD Done Map : Done map for each of the 32 PTDs for the ISO transfer | | | | |

This register represents a direct map of the done status of the 32 PTDs. The bit corresponding to a certain PTD will be set to logic 1 as soon as that PTD execution is completed. Reading the Done Map register will clear all the bits that are set to logic 1, and the next reading will reflect the updated status of new executed PTDs.

8.2.8 ISO PTD Skip Map register

Table 26 shows the bit description of the register.

_PTD[31:0]

Embedded Hi-Speed USB host controller

| Table 20. | 130 PTD Skip Map register (address 01341) bit description | | | | | | |
|-----------|-----------------------------------------------------------|--------|------------|----------------------------------------------------------------------------------|--|--|--|
| Bit | Symbol | Access | Value | Description | | | |
| 31 to 0 | ISO_PTD_SKIP _MAP[31:0] | R/W | FFFF FFFFh | ISO PTD Skip Map : Skip map for each of the 32 PTDs for the ISO transfer. | | | |

Table 26. ISO PTD Skip Map register (address 0134h) bit description

When a bit in the PTD Skip Map is set to logic 1 that PTD will be skipped although its V bit may be set. The information in that PTD is not processed. For example, NextPTDPointer will not affect the order of processing of PTDs. The Skip bit should not normally be set on the position indicated by NextPTDPointer.

8.2.9 ISO PTD Last PTD register

Table 27 shows the bit description of the ISO PTD Last PTD register.

1h — One PTD in ISO 2h — Two PTDs in ISO 4h — Three PTDs in ISO

bitmap.

| | 100 TTD Last TTD register (address 01501) bit description | | | | | |
|---------|-----------------------------------------------------------|--------|------------|------------------------------------------------------------------|--|--|
| Bit | Symbol | Access | Value | Description | | |
| 31 to 0 | ISO_PTD_LAST | R/W | 0000 0000h | ISO PTD last PTD: Last PTD of the 32 PTDs is indicated by the 32 | | |

Table 27. ISO PTD Last PTD register (address 0138h) bit description

Once the LastPTD bit corresponding to a PTD is set, this will be the last PTD processed (checking V = 1) in that PTD category. Subsequently, the process will restart with the first PTD of that group. This is useful to reduce the time in which all the PTDs, the respective memory space, would be checked, especially if only a few PTDs are defined. The LastPTD bit must be normally set to a higher position than any other position indicated by the NextPTDPointer from an active PTD.

8.2.10 INT PTD Done Map register

The bit description of the register is given in Table 28.

| Table 28. | INT PTD Done Map register (address 0140h) bit description | | | | | | |
|-----------|-----------------------------------------------------------|--------|------------|-------------------------------------------------------------------------|--|--|--|
| Bit | Symbol | Access | Value | Description | | | |
| 31 to 0 | INT_PTD_DONE_ MAP[31:0] | R | 0000 0000h | INT PTD Done Map: Done map for each of the 32 PTDs for the INT transfer | | | |

This register represents a direct map of the done status of the 32 PTDs. The bit corresponding to a certain PTD will be set to logic 1 as soon as that PTD execution is completed. Reading the Done Map register will clear all the bits that are set to logic 1, and the next reading will reflect the updated status of new executed PTDs.

8.2.11 INT PTD Skip Map register

Table 29 shows the bit description of the INT PTD Skip Map register.

| Table 29. | INT PTD Skip Map register (address 0144h) bit description | | | | | | |
|-----------|-----------------------------------------------------------|--------|------------|---------------------------------------------------------------------------------|--|--|--|
| Bit | Symbol | Access | Value | Description | | | |
| 31 to 0 | INT_PTD_SKIP _MAP[31:0] | R/W | FFFF FFFFh | INT PTD Skip Map : Skip map for each of the 32 PTDs for the INT transfer | | | |

When a bit in the PTD Skip Map is set to logic 1 that PTD will be skipped although its V bit may be set. The information in that PTD is not processed. For example, NextPTDPointer will not affect the order of processing of PTDs. The Skip bit must not be normally set on the position indicated by NextPTDPointer.

8.2.12 INT PTD Last PTD register

The bit description of the register is given in Table 30.

| Table 30 | able 30. INT PTD Last PTD register (address 0148h) bit description | | | | | | | |
|----------|--------------------------------------------------------------------|--------|------------|----------------------------------------------------------------------------------|--|--|--|--|
| Bit | Symbol | Access | Value | Description | | | | |
| 31 to 0 | INT_PTD_LAST _PTD[31:0] | R/W | 0000 0000h | INT PTD Last PTD : Last PTD of the 32 PTDs as indicated by the 32 bitmap. | | | | |
| | | | | 1h — One PTD in INT | | | | |
| | | | | 2h — Two PTDs in INT | | | | |
| | | | | 3h — Three PTDs in INT | | | | |

Once the LastPTD bit corresponding to a PTD is set, this will be the last PTD processed (checking V = 1) in that PTD category. Subsequently, the process will restart with the first PTD of that group. This is useful to reduce the time in which all the PTDs, the respective memory space, would be checked, especially if only a few PTDs are defined. The LastPTD bit must be normally set to a higher position than any other position indicated by the NextPTDPointer from an active PTD.

8.2.13 ATL PTD Done Map register

Table 31 shows the bit description of the ATL PTD Done Map register.

| Bit | Symbol | Access | Value | Description |
|---------|----------------------------|--------|------------|-------------------------------------------------------------------------|
| 31 to 0 | ATL_PTD_DONE_ MAP[31:0] | R | 0000 0000h | ATL PTD Done Map: Done map for each of the 32 PTDs for the ATL transfer |

This register represents a direct map of the done status of the 32 PTDs. The bit corresponding to a certain PTD will be set to logic 1 as soon as that PTD execution is completed. Reading the Done Map register will clear all the bits that are set to logic 1, and the next reading will reflect the updated status of new executed PTDs.

8.2.14 ATL PTD Skip Map register

The bit description of the register is given in Table 32.

| Table 32. | ATL PTD Skip Map register (address 0154h) bit description | | | | | | | |
|-----------|-----------------------------------------------------------|--------|------------|---------------------------------------------------------------------------------|--|--|--|--|
| Bit | Symbol | Access | Value | Description | | | | |
| 31 to 0 | ATL_PTD_SKIP_ MAP[31:0] | R/W | FFFF FFFFh | ATL PTD Skip Map : Skip map for each of the 32 PTDs for the ATL transfer | | | | |

When a bit in the PTD Skip Map is set to logic 1 that PTD will be skipped although its V bit may be set. The information in that PTD is not processed. For example, NextPTDPointer will not affect the order of processing of PTDs. The Skip bit must not normally be set on the position indicated by NextPTDPointer.

ISP1760_4 Product data sheet

Rev. 04 — 4 February 2008

8.2.15 ATL PTD Last PTD register

The bit description of the ATL PTD Last PTD register is given in Table 33.

| Table 33. | ATL PTD Last | PTD register (a | address 0158h) | bit description |
|-----------|--------------|-----------------|----------------|-----------------|
|-----------|--------------|-----------------|----------------|-----------------|

| Bit | Symbol | Access | Value | Description |
|---------|----------------------------|--------|------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 to 0 | ATL_PTD_LAST _PTD[31:0] | R/W | 0000 0000h | ATL PTD Last PTD: Last PTD of the 32 PTDs as indicated by the 32 bitmap. 1h — One PTD in ATL 2h — Two PTDs in ATL 4h — Three PTDs in ATL |

Once the LastPTD bit corresponding to a PTD is set, this will be the last PTD processed (checking V = 1) in that PTD category. Subsequently, the process will restart with the first PTD of that group. This is useful to reduce the time in which all the PTDs, the respective memory space, would be checked, especially if only a few PTDs are defined. The LastPTD bit must normally be set to a higher position than any other position indicated by the NextPTDPointer from an active PTD.

8.3 Configuration registers

8.3.1 HW Mode Control register

Table 34 shows the bit allocation of the register.

| Table 34. | I W WOUE COIL | | | i ol l'ogiotol (| | only bit anooatto | | |
|-----------|-------------------|--------------|--------------|------------------|-------------------------|-------------------|----------------|--------------------|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| Symbol | ALL_ATX_ RESET | | | | reserved ^[1] | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Symbol | | | | reser | ved ^[1] | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Symbol | ANA_DIGI_ OC | | | reser | ved ^[1] | | | DATA_BUS _WIDTH |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Symbol | reserved | DACK_ POL | DREQ_ POL | reser | ved ^[1] | INTR_POL | INTR_ LEVEL | GLOBAL_ INTR_EN |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Table 34. HW Mode Control - Hardware Mode Control register (address 0300h) bit allocation

[1] The reserved bits should always be written with the reset value.

ISP1760_4

Product data sheet

| | description | |
|----------|----------------|----------------------------------------------------------------------------------------------------------------------|
| Bit | Symbol | Description |
| 31 | ALL_ATX_RESET | All ATX Reset: For debugging purposes (not used normally). |
| | | Enable reset, then write back logic 0 |
| | | 0 — No reset |
| 30 to 16 | - | reserved; write logic 0 |
| 15 | ANA_DIGI_OC | Analog Digital Overcurrent: This bit selects analog or digital overcurrent detection on pins OC1_N, OC2_N and OC3_N. |
| | | 0 — Digital overcurrent |
| | | 1 — Analog overcurrent |
| | | |
| 14 to 9 | - | reserved; write logic 0 |
| 8 | DATA_BUS_WIDTH | Data Bus Width: |
| | | 0 — Defines a 16-bit data bus width |
| | | 1 — Sets a 32-bit data bus width |
| 7 | - | reserved; write logic 0 |
| 6 | DACK_POL | DACK Polarity: |
| | | Indicates that the DACK input is active HIGH |
| | | 0 — Indicates active LOW |
| 5 | DREQ_POL | DREQ Polarity: |
| | | 1 — Indicates that the DREQ output is active HIGH |
| | | 0 — Indicates active LOW |
| 4 to 3 | - | reserved; write logic 0 |
| 2 | INTR_POL | Interrupt Polarity: |
| | | 0 — Active LOW |
| | | 1 — Active HIGH |
| 1 | INTR_LEVEL | Interrupt Level: |
| | | 0 — INT is level triggered. |
| | | 1 — INT is edge triggered. A pulse of certain width is generate |
| 0 | GLOBAL_INTR_EN | Global Interrupt Enable: This bit must be set to logic 1 to |
| | | enable the IRQ signal assertion. |
| | | 0 — IRQ assertion is disabled. IRQ will never be asserted, regardless of other settings or IRQ events. |
| | | 1 — IRQ assertion is enabled. IRQ will be asserted according t |
| | | the Interrupt Enable register, and events setting and occurrence |

8.3.2 Chip ID register

Read this register to get the ID of the ISP1760. The upper word of the register contains the hardware version number and the lower word contains the chip ID. <u>Table 36</u> shows the bit description of the register.

| Table 36 | 6. Chip ID - C | chip Ident | ifier register | (address 0304h) bit description |
|----------|----------------|------------|----------------|--------------------------------------------------------------------------------------------------------|
| Bit | Symbol | Access | Value | Description |
| 31 to 0 | CHIPID[31:0] | R | 0001 1761h | Chip ID : This register represents the hardware version number (0001h) and the chip ID (1761h). |
| | | | | Remark: The chip ID is for internal use to identify the ISP176x product family. |

8.3.3 Scratch register

This register is for testing and debugging purposes only. The value read back must be the same as the value that was written. The bit description of this register is given in Table 37.

| Table 37. | Scratch register | cratch register (address 0308h) bit description | | | | | | | |
|-----------|------------------|-------------------------------------------------|------------|---------------------------------------------|--|--|--|--|--|
| Bit | Symbol | Access | Value | Description | | | | | |
| 31 to 0 | SCRATCH[31:0] | R/W | 0000 0000h | Scratch: For testing and debugging purposes | | | | | |

8.3.4 SW Reset register

Table 38 shows the bit allocation of the register.

| | •••••••• | | | | , | | | |
|--------|----------|-------------------------------|-----|-----|-----------------------|-----|-----|-----|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| Symbol | | | | re | served ^[1] | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Symbol | | | | re | served ^[1] | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Symbol | | | | re | served ^[1] | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Symbol | | reserved ^[1] RESET | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Table 38. SW Reset - Software Reset register (address 030Ch) bit allocation

[1] The reserved bits should always be written with the reset value.

NXP Semiconductors

Embedded Hi-Speed USB host controller

| Table 39. | SW Reset - | Software Reset register (address 030Ch) bit description |
|-----------|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Bit | Symbol | Description |
| 31 to 2 | - | reserved; write logic 0 |
| 1 | RESET_HC | Reset Host Controller: Reset only the host controller-specific registers (only registers with address below 300h). 0 — No reset |
| | | 1 — Enable reset |
| 0 | RESET_ALL | Reset All: Reset all the host controller and CPU interface registers. 0 — No reset 1 — Enable reset |

8.3.5 DMA Configuration register

The bit allocation of the DMA Configuration register is given in Table 40.

Table 40. DMA Configuration register (address 0330h) bit allocation

| | | | · · | | | | | |
|--------|-------------------------|-----|-----|----------|-------------|----------|----------------|----------------------------|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| Symbol | | | | DMA_COUI | NTER[23:16] | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Symbol | | | | DMA_COU | NTER[15:8] | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Symbol | | | | DMA_COL | JNTER[7:0] | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Symbol | reserved ^[1] | | | | BURST_ | LEN[1:0] | ENABLE_ DMA | DMA_READ _WRITE_ SEL |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

[1] The reserved bits should always be written with the reset value.

| Table 41. | DMA Configuration r | egister (address 0330h) bit description |
|-----------|------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Bit | Symbol | Description |
| 31 to 8 | DMA_COUNTER[23:0] | DMA Counter : The number of bytes to be transferred (read or write). |
| | | Remark: Different number of bursts will be generated for the same transfer length programmed in 16-bit and 32-bit modes because DMA_COUNTER is in number of bytes. |
| 7 to 4 | - | reserved |
| 3 to 2 | BURST_LEN[1:0] | DMA Burst Length: |
| | | 00 — Single DMA burst |
| | | 01 — 4-cycle DMA burst |
| | | 10 — 8-cycle DMA burst |
| | | 11 — 16-cycle DMA burst |
| 1 | ENABLE_DMA | Enable DMA: |
| | | 0 — Terminate DMA |
| | | 1 — Enable DMA |
| 0 | DMA_READ_WRITE_ SEL | DMA Read/Write Select : Indicates if the DMA operation is a write or read to or from the ISP1760. |
| | | 0 — DMA write to the ISP1760 internal RAM is set |
| | | 1 — DMA read from the ISP1760 internal RAM |
| | | |

 Table 41. DMA Configuration register (address 0330h) bit description

8.3.6 Buffer Status register

The Buffer Status register is used to indicate the HC that a particular PTD buffer (that is, ATL, INT and ISO) contains at least one PTD that must be scheduled. Once software sets the Buffer Filled bit of a particular transfer in the Buffer Status register, the HC will start traversing through PTD headers that are not marked for skipping and are valid PTDs.

Remark: Software can set these bits during the initialization.

Table 42 shows the bit allocation of the Buffer Status register.

| Table 42. | Buffer Status register | (address 0334h) bit allocation |
|-----------|------------------------|--------------------------------|
| | | |

| | | J | | | | | | | | | |
|--------|-----|-------------------------|-----|-------|--------------------|-----|-----|-----|--|--|--|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | | |
| Symbol | | reserved ^[1] | | | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | |
| Symbol | | | | reser | ved ^[1] | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | | |
| Symbol | | | | reser | ved ^[1] | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | |

ISP1760_4

Product data sheet

NXP Semiconductors

Embedded Hi-Speed USB host controller

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|--------|-----|-----|-------------------------|------------------|------------------|------------------|-----|-----|
| Symbol | | | reserved ^[1] | ISO_BUF_ FILL | INT_BUF_ FILL | ATL_BUF_ FILL | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

[1] The reserved bits should always be written with the reset value.

| Bit | Symbol | Description |
|------------|----------|---------------------------------------------------------------------------------------------------------------------------------------|
| 31 to 3 | - | reserved |
| 2 | ISO_BUF_ | ISO Buffer Filled: |
| | FILL | 1 — Indicates one of the ISO PTDs is filled, and the ISO PTD area will be processed. |
| | | 0 — Indicates there is no PTD in this area. Therefore, processing of the ISO PTDs will completely be skipped. |
| 1 INT_BUF_ | | INT Buffer Filled: |
| | FILL | 1 — Indicates one of the INT PTDs is filled, and the INT PTD area will be processed. |
| | | 0 — Indicates there is no PTD in this area. Therefore, processing of the INT PTDs will completely be skipped. |
| 0 | ATL_BUF_ | ATL Buffer Filled: |
| | FILL | 1 — Indicates one of the ATL PTDs is filled, and the ATL PTD area will be processed. |
| | | 0 — Indicates there is no PTD in this area. Therefore, processing of the ATL PTDs will completely be skipped. |

8.3.7 ATL Done Timeout register

The bit description of the ATL Done Timeout register is given in Table 44.

Table 44. ATL Done Timeout register (address 0338h) bit description

| Bit | Symbol | Access | Value | Description |
|---------|----------------------------|--------|------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 to 0 | ATL_DONE_ TIMEOUT[31:0] | R/W | 0000 0000h | ATL Done Timeout : This register determines the ATL done time-out interrupt. This register defines the time-out in milliseconds after which the ISP1760 asserts the INT line, if enabled. It is applicable to ATL done PTDs only. |

8.3.8 Memory register

The Memory register contains the base memory read address and the respective bank. This register needs to be set only before a first memory read cycle. Once written, the address will be latched for the bank and will be incremented for every read of that bank, until a new address for that bank is written to change the address pointer.

The bit description of the register is given in Table 45.

ISP1760_4

ISP1760

Embedded Hi-Speed USB host controller

| 25 0 R/W | 24 0 R/W | | | | | | |
|----------------------------------|------------------------------------------------|--|--|--|--|--|--|
| R/W | | | | | | | |
| R/W | | | | | | | |
| | R/W | | | | | | |
| 47 | | | | | | | |
| 17 | 16 | | | | | | |
| reserved ^[1] MEM_BANK | | | | | | | |
| 0 | 0 | | | | | | |
| R/W | R/W | | | | | | |
| 9 | 8 | | | | | | |
| | | | | | | | |
| 0 | 0 | | | | | | |
| R/W | R/W | | | | | | |
| 1 | 0 | | | | | | |
| | | | | | | | |
| 0 | 0 | | | | | | |
| R/W | R/W | | | | | | |
| | MEM_BAN 0 R/W 9 0 R/W 1 0 | | | | | | |

Table 45. Memory register (address 033Ch) bit allocation

[1] The reserved bits should always be written with the reset value.

Table 46. Memory register (address 033Ch) bit description

| Bit | Symbol | Description |
|----------|-----------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 to 18 | - | reserved |
| 17 to 16 | MEM_BANK_ SEL[1:0] | Memory Bank Select : Up to four memory banks can be selected. For details on internal memory read description, see <u>Section 7.3.1</u> . Applicable to PIO mode memory read or write data transfers only. |
| 15 to 0 | START_ADDR _MEM_READ [15:0] | Start Address for Memory Read Cycles: The start address for a series of memory read cycles at incremental addresses in a contiguous space. Applicable to PIO mode memory read data transfers only. |

8.3.9 Edge Interrupt Count register

Table 47 shows the bit allocation of the register.

| Table 47. | Euge interrupt | Count regis | ler (address i | J340N) DIL ANG | ocation | | | | | | |
|-----------|----------------|----------------|----------------|-----------------------|--------------------|-----|-----|-----|--|--|--|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | | | |
| Symbol | | MIN_WIDTH[7:0] | | | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | | |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | | |
| Symbol | | | | reser | ved ^[1] | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | |
| | | | | | | | | | | | |

Table 47. Edge Interrupt Count register (address 0340h) bit allocation

ISP1760_4

Product data sheet

ISP1760

Embedded Hi-Speed USB host controller

| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | | |
|--------|-----------------|-----|-----|--------|----------|-----|-----|-----|--|--|
| Symbol | NO_OF_CLK[15:8] | | | | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| Symbol | | | | NO_OF_ | CLK[7:0] | | | | | |
| Reset | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | | |

[1] The reserved bits should always be written with the reset value.

| Table 48. | Edge Interrupt Count register (address 0340h) bit description | | | | | |
|-----------|---------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|
| Bit | Symbol | Description | | | | |
| 31 to 24 | MIN_WIDTH[7:0] | Minimum Width : Indicates the minimum width between two edge interrupts in μ SOFs (1 μ SOF = 125 μ s). This is not valid for level interrupts. A count of zero means that interrupts occur as and when an event occurs. | | | | |
| 23 to 16 | - | reserved | | | | |
| 15 to 0 | NO_OF_CLK[15:0] | Number of Clocks : Count in number of clocks that the edge interrupt must be kept asserted on the interface. The default IRQ pulse width is approximately 500 ns. | | | | |

8.3.10 DMA Start Address register

This register defines the start address select for the DMA read and write operations. See Table 49 for the bit allocation.

| Table 49. | DMA Start Address re | gister (address | 0344h) bit allocation |
|-----------|----------------------|-----------------|-----------------------|
|-----------|----------------------|-----------------|-----------------------|

| | | - | | | | | | |
|--------|----|----|----|-----------|--------------------|----|----|----|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| Symbol | | | | reser | ved ^[1] | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | W | W | W | W | W | W | W | W |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Symbol | | | | reser | ved ^[1] | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | W | W | W | W | W | W | W | W |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Symbol | | | | START_ADD | R_DMA[15:8] | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | W | W | W | W | W | W | W | W |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Symbol | | | | START_ADE | DR_DMA[7:0] | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | W | W | W | W | W | W | W | W |

[1] The reserved bits should always be written with the reset value.

24

1 R/W

16

0

R/W 8

1

R/W

0

0

R/W

Embedded Hi-Speed USB host controller

| Table 50. | DMA Start Address register (address 0344h) bit description | | | | | |
|-----------|------------------------------------------------------------|------------------------------------------------------------------------|--|--|--|--|
| Bit | Symbol | Description | | | | |
| 31 to 16 | - | reserved | | | | |
| 15 to 0 | START_ADDR _DMA[15:0] | Start Address for DMA: The start address for DMA read or write cycles. | | | | |

8.3.11 Power Down Control register

This register is used to turn off power to the internal blocks of the ISP1760 to obtain maximum power savings. Table 51 shows the bit allocation of the register.

PD

1

R/W

3

0

R/W

PWR

0

R/W

2

0

R/W

1

R/W

1

0

R/W

OC3_PWR OC2_PWR OC1_PWR HC_CLK_EN

| | | | N | , | | | | | |
|--------|-----|-------------------------|-----------------------|-----------|-----------|----------|-------|--------------------|--|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | : | |
| Symbol | | | CLK_OFF_COUNTER[15:8] | | | | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 1 | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R | |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | | |
| Symbol | | | | CLK_OFF_C | OUNTER[7: | 0] | | | |
| Reset | 1 | 1 | 1 | 0 | 1 | 0 | 0 | | |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R | |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | | |
| Symbol | | reserved ^[1] | | | PORT2_ | VBATDET_ | reser | ved ^[1] | |

0

R/W

5

BIASEN

1

R/W

PD

1

R/W

4

VREG ON

0

R/W

Table 51. Power Down Control register (address 0354h) bit allocation

[1] The reserved bits should always be written with the reset value.

reserved^[1]

0

R/W

6

0

R/W

0

R/W

7

1

R/W

Reset

Bit

Access

Symbol

Reset

Access

| Table 52. | | | | | |
|--------------------|-------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|
| Bit ^[1] | Symbol | Description | | | |
| 31 to 16 | CLK_OFF_ COUNTER [15:0] | Clock Off Counter : Determines the wake-up status duration after any wake-up event before the ISP1760 goes back into suspend mode. This time-out is applicable only if, during the given interval, the host controller is not programmed back to the normal functionality. | | | |
| | | 03E8h — The default value. It determines the default wake-up interval of 10 ms. A value of zero implies that the host controller never wakes up on any of the events. This may be useful when using the ISP1760 as a peripheral to save power by permanently programming the host controller in suspend. | | | |
| | | FFFFh — The maximum value. It determines a maximum wake-up time of 500 ms. | | | |
| | | The setting of this register is based on the 100 kHz \pm 40 % LazyClock frequency. It is a multiple of 10 μs period. | | | |
| | | Remark: In 16-bit mode, the default value is 17E8h. A write operation to these bits with any value fixes the clock off counter at 1400h. This value is equivalent to a fixed wake-up time of 50 ms. | | | |
| 15 to 13 | - | reserved | | | |
| 12 | PORT3_PD | Port 3 Pull-Down: Controls port 3 pull-down resistors. | | | |
| | | 0 — Port 3 internal pull-down resistors are not connected. | | | |
| | | Port 3 internal pull-down resistors are connected. | | | |
| 11 | PORT2_PD | Port 2 Pull-Down: Controls port 2 pull-down resistors. | | | |
| | | 0 — Port 2 internal pull-down resistors are not connected. | | | |
| | | 1 — Port 2 internal pull-down resistors are connected. | | | |
| 10 | VBATDET_ | V_{BAT} Detector Powered: Controls the power to the V_{BAT} detector. | | | |
| | PWR | $0 - \mathbf{V}_{BAT}$ detector is powered or enabled in suspend. | | | |
| | | $1 - V_{BAT}$ detector is not powered or disabled in suspend. | | | |
| 9 to 6 | - | reserved; write reset value | | | |
| 5 | BIASEN | Bias Circuits Powered: Controls the power to internal bias circuits. | | | |
| | | 0 — Internal bias circuits are not powered in suspend. | | | |
| | | Internal bias circuits are powered in suspend. | | | |
| 4 | VREG_ON | V_{REG} Powered : Enables or disables the internal 3.3 V and 1.8 V regulators when the ISP1760 is in suspend. | | | |
| | | 0 — Internal regulators are normally powered in suspend. | | | |
| | | 1 — Internal regulators switch to low power mode (in suspend mode). | | | |
| 3 | OC3_PWR | OC3_N Powered : Controls the powering of the overcurrent detection circuitry for port 3. | | | |
| | | 0 — Overcurrent detection is powered on or enabled during suspend. | | | |
| | | 1 — Overcurrent detection is powered off or disabled during suspend. | | | |
| | | This may be useful when connecting a faulty device while the system is in standby. | | | |
| | | | | | |

Table 52. Power Down Control register (address 0354h) bit description ...continued

| Bit ^[1] | Symbol | Description |
|--------------------|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 2 | OC2_PWR | OC2_N Powered : Controls the powering of the overcurrent detection circuitry for port 2. |
| | | 0 — Overcurrent detection is powered-on or enabled during suspend. |
| | | 1 — Overcurrent detection is powered-off or disabled during suspend. |
| | | This may be useful when connecting a faulty device while the system is in standby. |
| 1 | OC1_PWR | OC1_N Powered : Controls the powering of the overcurrent detection circuitry for port 1. |
| | | 0 — Overcurrent detection is powered-on or enabled during suspend. |
| | | 1 — Overcurrent detection is powered-off or disabled during suspend. |
| | | This may be useful when connecting a faulty device while the system is in standby. |
| 0 | HC_CLK_ | Host Controller Clock Enabled: Controls internal clocks during suspend. |
| EN | EN | 0 — Clocks are disabled during suspend. This is the default value. Only the LazyClock of 100 kHz \pm 40 % will be left running in suspend if this bit is logic 0. If clocks are stopped during suspend, CLKREADY IRQ will be generated when all clocks are running stable. |
| | | 1 — All clocks are enabled even in suspend. |

[1] For a 32-bit operation, the default wake-up counter value is 10 µs. For a 16-bit operation, the wake-up counter value is 50 ms. In the 16-bit operation, read and write back the same value on initialization.

8.3.12 Port 1 Control register

The values read from the lower 16 bits and the upper 16 bits of this register are always the same. Table 53 shows the bit allocation of the register.

| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|-----------------|------|------|---------|-----------|-----|----------|-----|
| Symbol | | | | rese | erved | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Symbol | PORT1_ INIT2 | | | | reserved | | | |
| Reset | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Symbol | | | | rese | erved | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Symbol | PORT1_ INIT1 | rese | rved | PORT1_P | OWER[1:0] | | reserved | |
| Reset | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Table 53. Port 1 Control register (address 0374h) bit allocation

ISP1760_4

Product data sheet

| Bit ^[1] | Symbol | Description |
|--------------------|----------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 to 24 | - | reserved; write reset value |
| 23 | PORT1_INIT2 | Port 1 Initialization 2 : Write logic 1 at the ISP1760 initialization. It will clear both this bit and bit 7. Affects only port 1. |
| 22 to 8 | - | reserved |
| 7 | PORT1_INIT1 | Port 1 Initialization 1 : Must be reset to logic 0 at power-up initialization for correct operation of port 1. Correct host controller functionality is not ensured if set to logic 1 (affects only port 1). To clear this bit, logic 1 must be written to bit 23 during the ISP1760 initialization. This is not required for the normal functionality of port 2 and port 3. |
| 6 to 5 | - | reserved |
| 4 to 3 | PORT1_POWER [1:0] | Port 1 Power : Set these bits to 11b. These bits must be set to enable port 1 power. |
| 2 to 0 | - | reserved; write reset value |
| | | |

 Table 54.
 Port 1 Control register (address 0374h) bit description

[1] For correct port 1 initialization, write 0080 0018h to this register after power-on.

8.4 Interrupt registers

8.4.1 Interrupt register

The bits of this register indicate the interrupt source, defining the events that determined the INT generation. Clearing the bits that were set because of the events listed is done by writing back logic 1 to the respective position. All bits must be reset before enabling new interrupt events. These bits will be set, regardless of the setting of bit GLOBAL_INTR_EN in the HW Mode Control register. Table 55 shows the bit allocation of the Interrupt register.

| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
|--------|---------|--------------|---------|-------------------------|--------------------|-------------------------|-----------|-------------------------|
| Symbol | | | | reser | ved ^[1] | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Symbol | | | | reser | ved ^[1] | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Symbol | | | reser | ved ^[1] | | | ISO_IRQ | ATL_IRQ |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Symbol | INT_IRQ | CLK READY | HC_SUSP | reserved ^[1] | DMAEOT INT | reserved ^[1] | SOFITLINT | reserved ^[1] |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

Table 55. Interrupt register (address 0310h) bit allocation

[1] The reserved bits should always be written with the reset value.

ISP1760_4

Product data sheet

ISP1760

Embedded Hi-Speed USB host controller

| Table 56. | Interrupt register | (address 0310h) | bit description |
|-----------|--------------------|-----------------|-----------------|
|-----------|--------------------|-----------------|-----------------|

| Bit | Symbol | Description |
|----------|---------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 to 10 | - | reserved; write reset value |
| 9 | ISO_IRQ | ISO IRQ: Indicates that an ISO PTD was completed, or the PTDs corresponding to the bits set in the ISO IRQ Mask AND or ISO IRQ Mask OR register bits combination were completed. The IRQ line will be asserted if the respective enable bit in the HCInterruptEnable register is set. 0 — No ISO PTD event occurred. |
| | | 1 — ISO PTD event occurred. |
| | | For details, see Section 7.4. |
| 8 | ATL_IRQ | ATL IRQ: Indicates that an ATL PTD was completed, or the PTDs corresponding to the bits set in the ATL IRQ Mask AND or ATL IRQ Mask OR register bits combination were completed. The IRQ line will be asserted if the respective enable bit in the HCInterruptEnable register is set. |
| | | 0 — No ATL PTD event occurred. |
| | | 1 — ATL PTD event occurred. |
| | | For details, see Section 7.4. |
| 7 | INT_IRQ | INT IRQ: Indicates that an INT PTD was completed, or the PTDs corresponding to the bits set in the INT IRQ Mask AND or INT IRQ Mask OR register bits combination were completed. The IRQ line will be asserted if the respective enable bit in the HCInterruptEnable register is set. 0 — No INT PTD event occurred. |
| | | 1 — INT PTD event occurred. |
| | | For details, see Section 7.4. |
| 6 | CLKREADY | Clock Ready: Indicates that internal clock signals are running stable. The IRQ line will be asserted if the respective enable bit in the HCInterruptEnable register is set. 0 — No CLKREADY event has occurred. 1 — CLKREADY event occurred. |
| 5 | HC_SUSP | Host Controller Suspend: Indicates that the host controller has entered suspend mode. The IRQ line will be asserted if the respective enable bit in the HCInterruptEnable register is set. 0 — The host controller did not enter suspend mode. 1 — The host controller entered suspend mode. If the ISR accesses the ISP1760, it will wake up for the time specified in |
| | | bits 31 to 16 of the Power Down Control register. |
| 4 | - | reserved; write reset value |
| 3 | DMAEOT INT | DMA EOT Interrupt : Indicates the DMA transfer completion. The IRQ line will be asserted if the respective enable bit in the HCInterruptEnable register is set. |
| | | 0 —No DMA transfer is completed. |
| | | DMA transfer is complete. |

 Table 56.
 Interrupt register (address 0310h) bit description ...continued

| | · · · · · | |
|-----|-----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Bit | Symbol | Description |
| 2 | - | reserved; write reset value; value is zero just after reset and changes to one after a short while |
| 1 | SOFITLINT | SOT ITL Interrupt: The IRQ line will be asserted if the respective enable bit in the HCInterruptEnable register is set. 0 — No SOF event has occurred. 1 — An SOF event has occurred. |
| 0 | - | reserved; write reset value; value is zero just after reset and changes to one after a short while |

8.4.2 Interrupt Enable register

This register allows enabling or disabling of the IRQ generation because of various events as described in Table 57.

 Table 57.
 Interrupt Enable register (address 0314h) bit allocation

| | | | | , | | | | |
|--------|-----------|----------------|----------|-------------------------|--------------------|-------------------------|-----------------|-------------------------|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 |
| Symbol | | | | reser | ved ^[1] | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| Symbol | | | | reser | ved ^[1] | | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| Symbol | | | reser | ved[<u>1]</u> | | | ISO_IRQ_E | ATL_IRQ _E |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Symbol | INT_IRQ_E | CLKREADY _E | HCSUSP_E | reserved ^[1] | DMAEOT INT_E | reserved ^[1] | SOFITLINT _E | reserved ^[1] |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

[1] The reserved bits should always be written with the reset value.

| Table 58. Interrupt Enable register (address 0314h) bit description | Table 58. | Interrupt Enable regis | ster (address 0314h |) bit description |
|-----------------------------------------------------------------------------|-----------|------------------------|---------------------|-------------------|
|-----------------------------------------------------------------------------|-----------|------------------------|---------------------|-------------------|

| Table 58. | Interrupt Enable register (address 0314h) bit description | | | | |
|-----------|-----------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|
| Bit | Symbol | Description | | | |
| 31 to 10 | - | reserved; write logic 0 | | | |
| 9 | ISO_IRQ_E | ISO IRQ Enable : Controls the IRQ assertion when one or more ISO PTDs matching the ISO IRQ Mask AND or ISO IRQ Mask OR register bits combination are completed. | | | |
| | | 0 — No IRQ will be asserted when ISO PTDs are completed. | | | |
| | | 1 — IRQ will be asserted. | | | |
| | | For details, see Section 7.4. | | | |
| 8 | ATL_IRQ_E | ATL IRQ Enable : Controls the IRQ assertion when one or more ATL PTDs matching the ATL IRQ Mask AND or ATL IRQ Mask OR register bits combination are completed. | | | |
| | | 0 — No IRQ will be asserted when ATL PTDs are completed. | | | |
| | | 1 — IRQ will be asserted. | | | |
| | | For details, see Section 7.4. | | | |
| 7 | INT_IRQ_E | INT IRQ Enable : Controls the IRQ assertion when one or more INT PTDs matching the INT IRQ Mask AND or INT IRQ Mask OR register bits combination are completed. | | | |
| | | 0 — No IRQ will be asserted when INT PTDs are completed. | | | |
| | | 1 — IRQ will be asserted. | | | |
| | | For details, see Section 7.4. | | | |
| 6 | CLKREADY_ E | Clock Ready Enable : Enables the IRQ assertion when internal clock signals are running stable. Useful after wake-up. | | | |
| | | 0 — No IRQ will be generated after a CLKREADY_E event. | | | |
| | | 1 — IRQ will be generated after a CLKREADY_E event. | | | |
| 5 | HCSUSP_E | Host Controller Suspend Enable: Enables the IRQ generation when the host controller enters suspend mode. | | | |
| | | 0 — No IRQ will be generated when the host controller enters suspend mode. | | | |
| | | IRQ will be generated when the host controller enters suspend mode. | | | |
| 4 | - | reserved; write logic 0 | | | |
| 3 | DMAEOTINT _E | DMA EOT Interrupt Enable : Controls assertion of IRQ on the DMA transfer completion. | | | |
| | | 0 — No IRQ will be generated when a DMA transfer is completed. | | | |
| | | IRQ will be asserted when a DMA transfer is completed. | | | |
| 2 | - | reserved; must be written with logic 0 | | | |
| 1 | SOFITLINT_ E | SOT ITL Interrupt Enable : Controls the IRQ generation at every SOF occurrence. | | | |
| | | 0 — No IRQ will be generated on an SOF occurrence. | | | |
| | | 1 — IRQ will be asserted at every SOF. | | | |
| 0 | - | reserved; must be written with logic 0 | | | |
| ~ | | | | | |

8.4.3 ISO IRQ Mask OR register

Each bit of this register corresponds to one of the 32 ISO PTDs defined, and is a hardware IRQ mask for each PTD done map. See <u>Table 59</u> for bit description. For details, see <u>Section 7.4</u>.

ISP1760_4 Product data sheet

Rev. 04 — 4 February 2008

| Table 59. ISO IRQ Mask OR register (address 0318n) bit description | | | | | | | | | |
|--------------------------------------------------------------------|--------------|--------|------------|-------------------------------------------------------------------------------------------------|--|--|--|--|--|
| Bit | Symbol | Access | Value | Description | | | | | |
| 31 to 0 | ISO_IRQ_MASK | R/W | 0000 0000h | ISO IRQ Mask OR: Represents a direct map for ISO PTDs 31 to 0. | | | | | |
| | _OR[31:0] | | | 0 — No OR condition defined between ISO PTDs. | | | | | |
| | | | | 1 — The bits corresponding to certain PTDs are set to logic 1 to define a certain OR condition. | | | | | |

Table 59. ISO IRQ Mask OR register (address 0318h) bit description

8.4.4 INT IRQ Mask OR register

Each bit of this register (see <u>Table 60</u>) corresponds to one of the 32 INT PTDs defined, and is a hardware IRQ mask for each PTD done map. For details, see <u>Section 7.4</u>.

| Table 60. INT IRQ Mask OR register (address 031Ch) bit descripti | Table 60. | INT IRQ Mask OR | reaister | (address 031Ch |) bit description |
|------------------------------------------------------------------|-----------|-----------------|----------|----------------|-------------------|
|------------------------------------------------------------------|-----------|-----------------|----------|----------------|-------------------|

| Bit | Symbol | Access | Value | Description |
|---------|--------------|--------|------------|-------------------------------------------------------------------------------------------------|
| 31 to 0 | INT_IRQ_MASK | R/W | 0000 0000h | INT IRQ Mask OR: Represents a direct map for INT PTDs 31 to 0. |
| | _OR[31:0] | | | 0 — No OR condition defined between INT PTDs 31 to 0. |
| | | | | 1 — The bits corresponding to certain PTDs are set to logic 1 to define a certain OR condition. |

8.4.5 ATL IRQ Mask OR register

Each bit of this register corresponds to one of the 32 ATL PTDs defined, and is a hardware IRQ mask for each PTD done map. See <u>Table 61</u> for bit description. For details, see <u>Section 7.4</u>.

Table 61. ATL IRQ Mask OR register (address 0320h) bit description

| Bit | Symbol | Access | Value | Description |
|---------|---------------------------|--------|------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 to 0 | ATL_IRQ_MASK _OR[31:0] | R/W | 0000 0000h | ATL IRQ Mask OR: Represents a direct map for ATL PTDs 31 to 0. 0 — No OR condition defined between the ATL PTDs. 1 — The bits corresponding to certain PTDs are set to logic 1 to define a certain OR condition. |

8.4.6 ISO IRQ Mask AND register

Each bit of this register corresponds to one of the 32 ISO PTDs defined, and is a hardware IRQ mask for each PTD done map. For details, see Section 7.4.

Table 62 provides the bit description of the register.

| Table 62. ISO IRQ Mask AND register (address 0324h) bit description | Table 62. | ISO IRQ Mask AND | register (| address 0324h |) bit description |
|-----------------------------------------------------------------------------|-----------|------------------|------------|---------------|-------------------|
|-----------------------------------------------------------------------------|-----------|------------------|------------|---------------|-------------------|

| Bit | Symbol | Access | Value | Description |
|---------|--------------|--------|------------|--------------------------------------------------------------------------------------------------------------------------|
| 31 to 0 | ISO_IRQ_MASK | R/W | 0000 0000h | ISO IRQ Mask AND: Represents a direct map for ISO PTDs 31 to 0. |
| | _AND[31:0] | | | 0 — No AND condition defined between ISO PTDs. |
| | | | | 1 — The bits corresponding to certain PTDs are set to logic 1 to define a certain AND condition between the 32 INT PTDs. |

8.4.7 INT IRQ Mask AND register

Each bit of this register (see <u>Table 63</u>) corresponds to one of the 32 INT PTDs defined, and is a hardware IRQ mask for each PTD done map. For details, see <u>Section 7.4</u>.

| Table 63. | INT IRQ Mask A | ND regist | egister (address 0328h) bit description | | | | | | | | |
|-----------|----------------------------|-----------|-----------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|--|--|--|
| Bit | Symbol | Access | Value | Description | | | | | | | |
| 31 to 0 | INT_IRQ_MASK _AND[31:0] | R/W | 0000 0000h | INT IRQ Mask AND: Represents a direct map for INT PTDs 31 to 0.0 — No OR condition defined between INT PTDs. | | | | | | | |
| | | | | 1 — The bits corresponding to certain PTDs are set to logic 1 to define a certain AND condition between the 32 INT PTDs. | | | | | | | |

8.4.8 ATL IRQ Mask AND register

Each bit of this register corresponds to one of the 32 ATL PTDs defined, and is a hardware IRQ mask for each PTD done map. For details, see Section 7.4.

Table 64 shows the bit description of the register.

| Bit | Symbol | Access | Value | Description |
|---------|--------------|--------|------------|--------------------------------------------------------------------------------------------------------------------------|
| 31 to 0 | ATL_IRQ_MASK | R/W | 0000 0000h | ATL IRQ Mask AND: Represents a direct map for ATL PTDs 31 to 0. |
| | _AND[31:0] | | | 0 — No OR condition defined between ATL PTDs. |
| | | | | 1 — The bits corresponding to certain PTDs are set to logic 1 to define a certain AND condition between the 32 ATL PTDs. |

Philips Transfer Descriptor (PTD) 9.

The standard EHCI data structures as described in Ref. 2 "Enhanced Host Controller Interface Specification for Universal Serial Bus Rev. 1.0" are optimized for the bus master operation that is managed by the hardware state machine.

The PTD structures of the ISP1760 are translations of the EHCI data structures that are optimized for the ISP1760. It, however, still follows the basic EHCI architecture. This optimized form of EHCI data structures is necessary because the ISP1760 is a slave host controller and has no bus master capability.

EHCI manages schedules in two lists: periodic and asynchronous. The data structures are designed to provide the maximum flexibility required by USB, minimize memory traffic, and reduce hardware and software complexity. The ISP1760 controller executes transactions for devices by using a simple shared-memory schedule. This schedule consists of data structures organized into three lists.

- **gISO** Isochronous transfer
- **gINTL** Interrupt transfer
- qATL Asynchronous transfer; for the control and bulk transfers

The system software maintains two lists for the host controller: periodic and asynchronous.

The ISP1760 has a maximum of 32 ISO, 32 INTL and 32 ATL PTDs. These PTDs are used as channels to transfer data from the shared memory to the USB bus. These channels are allocated and de-allocated on receiving the transfer from the core USB driver.

| ISP1760_4 | | |
|-----------|------|-------|
| Product | data | sheet |

Multiple transfers are scheduled to the shared memory for various endpoints by traversing the next link pointer provided by endpoint data structures, until it reaches the end of the endpoint list. There are three endpoint lists: one for ISO endpoints, and the other for INTL and ATL endpoints. If the schedule is enabled, the host controller executes the ISO schedule, followed by the INTL schedule, and then the ATL schedule.

These lists are traversed and scheduled by the software according to the EHCI traversal rule. The host controller executes the scheduled ISO, INTL and ATL PTDs. The completion of a transfer is indicated to the software by the interrupt that can be grouped under various PTDs by using the AND or OR registers that are available for each schedule type: ISO, INTL and ATL. These registers are simple logic registers to decide the completion status of group and individual PTDs. When the logical conditions of the Done bit is true in the shared memory, it means that PTD has completed.

There are four types of interrupts in the ISP1760: ISO, INTL, ATL and SOF. The latency can be programmed in multiples of μ SOF (125 μ s).


The NextPTD pointer is a feature that allows the ISP1760 to jump unused and skip PTDs. This will improve the PTD transversal latency time. The NextPTD pointer is not meant for same or single endpoint. The NextPTD works only in forward direction.

The NextPTD traversal rules defined by the ISP1760 hardware are:

- 1. Start the PTD memory vertical traversal, considering the skip and LastPTD information, as follows.
- 2. If the current PTD is active and not done, perform the transaction.
- 3. Follow the NextPTD pointer as specified in bits 4 to 0 of DW4.
- 4. If combined with LastPTD, the LastPTD setting must be at a higher address than the NextPTD specified. So both are set in a logical manner.
- 5. If combined with skip, the skip must not be set (logically) on the same position corresponding to NextPTD, pointed by the NextPTD pointer.
- 6. If PTD is set for skip, it will be neglected and the next vertical PTD will be considered.
- 7. If the skipped PTD already has a setting including a NextPTD pointer that will not be taken into consideration, the behavior will be just as described in the preceding step.

ISP1760

Embedded Hi-Speed USB host controller



ISP1760_4 Product data sheet



| Produc | | | | 9.1 | | - | | | | | | ind optio | | | hiah | <u></u> | od bulk | IN o | nd | I OUT, b | s. III | <pre>/ Tro</pre> | nofo | - D | | intor | | | | | | | |
|---------------------------|---------|-------|-----------------------------------------------------------------|------------|----|------------|--------------------------------|-----|------|------------|------|--------------|-------|-------|------|---------|-----------------|--------|-----|----------|--------|------------------|----------|------|-------|-------|------|-------|-------|-------|------|----|----|
| Product data sheet | Table 6 | 65. | High | -spe | _ | | | | | | | | | uie i | ngn | sper | | in a | nu | 1001, L | Juir | 110 | | | esci | ιριοι | • | | | | | | |
| t she | Bit | 63 | | 61 | | | | | | | | 53 | 52 | 51 | 50 | 49 | 48 4 | 746 | 3 | 45 44 | 4 | 3 4 | 42 4 | 1 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
| ĕ | DW7 | | | | | | | | | | | | | | | | reserv | ed | | | | | | | | | | | | | | | |
| | DW5 | | | | | | | | | | | | | | | | reserv | ed | | | | | | | | | | | | | | | |
| | DW3 | A | Н | В | х | <u>[1]</u> | Ρ | DT | | err :0] | | NakC | nt[3: | 0] | | rese | erved | | | NrB | yte | sTra | nsferr | ed[| 14:0 |] (32 | kB - | - 1 B | for h | igh-s | peec |) | |
| | DW1 | | reserved S EP Token DeviceAddress[6:0] EndPt[3:1] Type [1:0] | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| | Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 [·] | 5 1 | 4 | 13 12 | : 1 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | DW6 | | | | | | | | | | | | | | | | reserv | ed | | | | | | | | | | | | | | | |
| 7 | DW4 | | | | | | reserved J NextPTDPointer[4:0] | | | | | | | | 4:0] | | | | | | | | | | | | | | | | | | |
| Rev. 04 | DW2 | re | eserve | ed | | RL[| 3:0] | | [1] | | | | | | D | ataS | tartAdd | ress[1 | 15: | 0] | | | reserved | | | | | | | | | | |
| | DW0 | [2] | M [1 | ult :0] | | | | Max | Pack | etLe | ngth | [10:0] |] | | | | | | | NrB | Byte | sTo | Transf | er[1 | 14:0] | | | | | | | 1] | V |
| 4 February 2008 59 of 110 | [2] En | dPt[0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Downloaded from **Elcodis.com** electronic components distributor

| Table 66. | 66. High-speed bulk IN and OUT: bit description | | | | | | | |
|------------|-------------------------------------------------|-----------------------------|-------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|
| Bit | Symbol | Access | Value | Description | | | | |
| DW7 | | | | | | | | |
| 63 to 32 | reserved | - | - | • | | | | |
| DW6 | | | | | | | | |
| 31 to 0 | reserved | - | - | - | | | | |
| DW5 | | | | | | | | |
| 63 to 32 | reserved | - | - | | | | | |
| DW4 | | | | | | | | |
| 31 to 6 | reserved | - | 0 | not applicable | | | | |
| 5 | J | SW — writes | - | Jump: | | | | |
| | | | | 0 — To increment the PTD pointer. | | | | |
| | | | | 1 — To enable the next PTD branching. | | | | |
| 4 to 0 | NextPTDPointer | SW — writes | _ | Next PTD Counter: Next PTD branching assigned by the PTD | | | | |
| 4 10 0 | [4:0] | GW writes | | pointer. | | | | |
| DW3 | | | | | | | | |
| 63 | A | SW — sets | - | Active: Write the same value as that in V. | | | | |
| | | HW — resets | | | | | | |
| 62 | Н | HW — writes | _ | Halt: This bit corresponds to the Halt bit of the Status field of TD. | | | | |
| | | | | · · | | | | |
| 61 | В | HW — writes | - | Babble : This bit corresponds to the Babble Detected bit in the Status field of iTD, siTD or TD. | | | | |
| | | | | 1 — When babbling is detected, A and V are set to 0. | | | | |
| 60 | Х | HW — writes | - | Error : This bit corresponds to the Transaction Error bit in the Status field of iTD, siTD or TD (Exec_Trans, the signal name is xacterr). | | | | |
| | | | | 0 — No PID error. | | | | |
| | | | | ${\bf 1}$ — If there are PID errors, this bit is set active. The A and V bits are also set to inactive. This transaction is retried three times. | | | | |
| | | SW — writes | - | 0 — Before scheduling. | | | | |
| 59 | reserved | - | - | - | | | | |
| 58 | Р | SW — writes | - | Ping : For high-speed transactions, this bit corresponds to the Ping state bit in the Status field of a TD. | | | | |
| | | HW — updates | | 0 — Ping is not set. | | | | |
| | | | | 1 — Ping is set. | | | | |
| | | | | For the first time, software sets the Ping bit to 0. For the successive asynchronous TD, software sets the bit in asynchronous TD based on the state of the bit for the previous asynchronous TD of the same transfer, that is: | | | | |
| | | | | The current asynchronous TD is completed with the Ping bit set. | | | | |
| | | | | The next asynchronous TD will have its Ping bit set by the software. | | | | |
| 57 | DT | HW — updates SW — writes | - | Data Toggle : This bit is filled by software to start a PTD. If NrBytesToTransfer[14:0] is not complete, software needs to read this value and then write back the same value to continue. | | | | |
| SP1760_4 | | | | © NXP B.V. 2008. All rights reserve | | | | |
| Product da | ta sheet | | Rev. | 04 — 4 February 2008 60 of 11 | | | | |

| Table 66. | High-speed bul | k IN and OUT: bi | t descri | ptioncontinued |
|-----------|----------------------------------|------------------------------------|----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Bit | Symbol | Access | Value | Description |
| 56 to 55 | Cerr[1:0] | HW — writes SW — writes | - | Error Counter: This field corresponds to the Cerr[1:0] field in TD. The default value of this field is zero for isochronous transactions. 00 — The transaction will not retry. 11 — The transaction will retry three times. Hardware will decrement these values. |
| 54 to 51 | NakCnt[3:0] | HW — writes SW — writes | - | NAK Counter : This field corresponds to the NakCnt field in TD. Software writes for the initial PTD launch. The V bit is reset if NakCnt decrements to zero and RL is a nonzero value. It reloads from RL if transaction is ACK-ed. |
| 50 to 47 | reserved | - | - | - |
| 46 to 32 | NrBytes Transferred [14:0] | HW — writes SW — writes 0000 | - | Number of Bytes Transferred : This field indicates the number of bytes sent or received for this transaction. If Mult[1:0] is greater than one, it is possible to store intermediate results in this field. |
| DW2 | | | | |
| 31 to 29 | reserved | - | - | Set to 0 for asynchronous TD. |
| 28 to 25 | RL[3:0] | SW — writes | - | Reload : If RL is set to 0h, hardware ignores the NakCnt value. RL and NakCnt are set to the same value before a transaction. |
| 24 | reserved | - | - | Always 0 for asynchronous TD. |
| 23 to 8 | DataStart Address[15:0] | SW — writes | - | Data Start Address : This is the start address for data that will be sent or received on or from the USB bus. This is the internal memory address and not the direct CPU address. RAM address = (CPU address – 400h) / 8 |
| 7 to 0 | reserved | - | - | |
| DW1 | | | | |
| 63 to 47 | reserved | - | - | Always 0 for asynchronous TD. |
| 46 | S | SW — writes | - | This bit indicates whether a split transaction has to be executed: 0 — High-speed transaction 1 — Split transaction |
| 45 to 44 | EPType[1:0] | SW — writes | - | Transaction type: 00 — Control 10 — Bulk |
| 43 to 42 | Token[1:0] | SW — writes | - | Token: Identifies the token Packet Identifier (PID) for this transaction: 00 — OUT 01 — IN 10 — SETUP 11 — PING (written by hardware only) |
| 41 to 35 | DeviceAddress [6:0] | SW — writes | - | Device Address : This is the USB address of the function containing the endpoint that is referred to by this buffer. |
| 34 to 32 | EndPt[3:1] | SW — writes | - | Endpoint : This is the USB address of the endpoint within the function. |

Table 66. High-speed bulk IN and OUT: bit description ... continued

ISP1760_4

| | ingii opoou bu | | | |
|----------|-----------------------------|-------------|-------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Bit | Symbol | Access | Value | Description |
| DW0 | | | | |
| 31 | EndPt[0] | SW — writes | - | Endpoint : This is the USB address of the endpoint within the function. |
| 30 to 29 | Mult[1:0] | SW — writes | - | Multiplier : This field is a multiplier used by the host controller as the number of successive packets the host controller may submit to the endpoint in the current execution. |
| | | | | Set this field to 01b. You can also set it to 11b and 10b depending on your application. 00b is undefined. |
| 28 to 18 | MaxPacket Length[10:0] | SW — writes | - | Maximum Packet Length : This field indicates the maximum number of bytes that can be sent to or received from an endpoint in a single data packet. The maximum packet size for a bulk transfer is 512 bytes. The maximum packet size for the isochronous transfer is also variable at any whole number. |
| 17 to 3 | NrBytesTo Transfer[14:0] | SW — writes | - | Number of Bytes to Transfer : This field indicates the number of bytes that can be transferred by this data structure. It is used to indicate the depth of the DATA field ($32 \text{ kB} - 1 \text{ B}$). |
| 2 to 1 | reserved | - | - | - |
| 0 | V | SW — sets | - | Valid: |
| | | HW — resets | | 0 — This bit is deactivated when the entire PTD is executed, or when a fatal error is encountered. |
| | | | | Software updates to one when there is payload to be sent or received. The current PTD is active. |
| | | | | |

Table 66. High-speed bulk IN and OUT: bit description ... continued

| _ |
|----------|
| 6 |
| \sim |
| |
| |
| S |
| Ð |
| - |
| _ |
| _ |
| 0 |
| • |
| |
| ā |
| |
| ō |
| ÷ |
| 0 |
| - |
| S. |
| |
| |

ISOIN_5[11:4]

ISOIN_0[11:0]

Table 67. High-speed isochronous IN and OUT: bit allocation 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 Bit DW7 ISOIN_7[11:0] ISOIN_6[11:0] DW5 ISOIN_2[7:0] ISOIN_1[11:0] DW3 NrBytesTransferred[14:0] (32 kB - 1 B for high-speed) A H B reserved EP DW1 S reserved

9.2 High-speed isochronous IN and OUT

| DW1 | | | reserved | | | | | | | | | S | | P pe :0] | Tok [1: | ken :0] | | De | evice | viceAddress[6:0] | | | | | dPt[3 | 8:1] | | | | | | |
|-----|------|------------|----------|------|-------|------|-----|-------|-------|-------|-------|-------|-----|----------------|------------|------------|-------|-------|-------|------------------|-------|-------|--------|--------|-------|------|---|-------|-------|------|-------|-----|
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DW6 | IS | OIN_ | 5[3:0 | 0] | | | | | IS | OIN_ | 4[11 | :0] | | | | | | | | | IS | OIN_ | 3[11 | :0] | | | | | IS | OIN_ | 2[11: | :8] |
| DW4 | Stat | tus7[2 | 2:0] | Sta | tus6[| 2:0] | Sta | tus5[| 2:0] | Sta | tus4[| [2:0] | Sta | tus3[| 2:0] | Sta | tus2[| 2:0] | Sta | tus1[| 2:0] | Sta | tus0 | [2:0] | | | | μSA | [7:0] | | | |
| DW2 | | | | rese | rved | | | | | | | | | D | ataSt | artA | ddres | s[15: | 0] | | | | | | | | Ļ | ιFram | e[7:0 |)] | | |
| DW0 | [2] | Mu [1:0 | | | | | Max | Pack | etLer | ngth[| 10:0] | | | | | | | | | NrBy | tesTo | oTrar | nsfer[| [14:0] | | | | | | [1 | 1 | V |

Table 67 shows the bit allocation of the high-speed isochronous IN and OUT, isochronous Transfer Descriptor (iTD).

[1] Reserved.

Rev. 04 — 4 February 2008

Product data sheet

[2] EndPt[0].

© NXP B.V. 2008. All rights reserved. 63 of 110

NXP Semiconductors

Embedded Hi-Speed USB host controller

| Table 68. | High-speed is | sochronous IN a | nd OUT | : bit description |
|------------|---------------|-------------------------------------------------------------------------------------------------|--------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Bit | Symbol | Access | Value | Description |
| DW7 | | | | |
| 63 to 52 | ISOIN_7[11:0] | HW — writes | - | Bytes received during $\mu SOF7,$ if $\mu SA[7]$ is set to 1 and frame number is correct. |
| 51 to 40 | ISOIN_6[11:0] | HW — writes | - | Bytes received during $\mu SOF6,$ if $\mu SA[6]$ is set to 1 and frame number is correct. |
| 39 to 32 | ISOIN_5[11:4] | HW — writes | - | Bytes received during μ SOF5 (bits 11 to 4), if μ SA[5] is set to 1 and frame number is correct. |
| DW6 | | | | |
| 31 to 28 | ISOIN_5[3:0] | HW — writes | - | Bytes received during μ SOF5 (bits 3 to 0), if μ SA[5] is set to 1 and frame number is correct. |
| 27 to 16 | ISOIN_4[11:0] | HW — writes | - | Bytes received during $\mu SOF4,$ if $\mu SA[4]$ is set to 1 and frame number is correct. |
| 15 to 4 | ISOIN_3[11:0] | HW — writes | - | Bytes received during $\mu SOF3,$ if $\mu SA[3]$ is set to 1 and frame number is correct. |
| 3 to 0 | ISOIN_2[11:8] | HW — writes | - | Bytes received during $\mu SOF2$ (bits 11 to 8), if $\mu SA[2]$ is set to 1 and frame number is correct. |
| DW5 | | | | |
| 63 to 56 | ISOIN_2[7:0] | HW — writes | - | Bytes received during $\mu SOF2$ (bits 7 to 0), if $\mu SA[2]$ is set to 1 and frame number is correct. |
| 55 to 44 | ISOIN_1[11:0] | HW — writes | - | Bytes received during $\mu SOF1,$ if $\mu SA[1]$ is set to 1 and frame number is correct. |
| 43 to 32 | ISOIN_0[11:0] | HW — writes | - | Bytes received during $\mu SOF0,$ if $\mu SA[0]$ is set to 1 and frame number is correct. |
| DW4 | | | | |
| 31 to 29 | Status7[2:0] | HW — writes | - | ISO IN or OUT status at μ SOF7 |
| 28 to 26 | Status6[2:0] | HW — writes | - | ISO IN or OUT status at μ SOF6 |
| 25 to 23 | Status5[2:0] | HW — writes | - | ISO IN or OUT status at μ SOF5 |
| 22 to 20 | Status4[2:0] | HW — writes | - | ISO IN or OUT status at μ SOF4 |
| 19 to 17 | Status3[2:0] | HW — writes | - | ISO IN or OUT status at μ SOF3 |
| 16 to 14 | Status2[2:0] | HW — writes | - | ISO IN or OUT status at µSOF2 |
| 13 to 11 | Status1[2:0] | HW — writes | - | ISO IN or OUT status at µSOF1 |
| 10 to 8 | Status0[2:0] | HW — writes | - | Status of the payload on the USB bus for this μSOF after ISO has been delivered. |
| | | | | Bit 0 — Transaction error (IN and OUT) |
| | | | | Bit 1 — Babble (IN token only) |
| | | | | Bit 2 — Underrun (OUT token only) |
| 7 to 0 | μSA[7:0] | SW — writes $(0 \rightarrow 1)$ HW — writes $(1 \rightarrow 0)$ After processing | - | μ SOF Active : When the frame number of bits DW1[7:3] match the frame number of USB bus, these bits are checked for 1 before they are sent for μ SOF. For example: If μ SA[7:0] = 1, 1, 1, 1, 1, 1, 1, 1; send ISO every μ SOF of the entire millisecond. If μ SA[7:0] = 0, 1, 0, 1, 0, 1, 0, 1: send ISO only on μ SOF0, μ SOF2, μ SOF4 and μ SOF6. |
| DW3 | | | | |
| ISP1760_4 | | | | © NXP B.V. 2008. All rights reserved. |
| Product da | ata sheet | | Re | ev. 04 — 4 February 2008 64 of 110 |

Table 68. High-speed isochronous IN and OUT: bit description

| Bit | Symbol | Access | Value | Description |
|----------|----------------------------------|--------------------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 63 | А | SW — sets | - | Active: This bit is the same as the Valid bit. |
| 62 | Н | HW — writes | - | Halt : Only one bit for the entire millisecond. When this bit is set, the Valid bit is reset. The device decides to stall an endpoint. |
| 61 | В | HW — writes | - | Babble: Not applicable here. |
| 60 to 47 | reserved | - | 0 | Set to 0 for isochronous. |
| 46 to 32 | NrBytes Transferred [14:0] | HW — writes | - | Number of Bytes Transferred : This field indicates the number of bytes sent or received for this transaction. If Mult[1:0] is greater than one, it is possible to store intermediate results in this field. NrBytesTransferred[14:0] is 32 kB – 1 B per PTD. |
| DW2 | | | | |
| 31 to 24 | reserved | - | 0 | Set to 0 for isochronous. |
| 23 to 8 | DataStart Address[15:0] | SW — writes | - | Data Start Address : This is the start address for data that will be sen or received on or from the USB bus. This is the internal memory address and not the direct CPU address. RAM address = (CPU address – 400h) / 8 |
| 7 to 0 | µFrame[7:0] | SW — writes | - | Bits 2 to 0 — Don't care |
| | µ rano[7.0] | | | Bits 7 to 3 — Frame number that this PTD will be sent for ISO OUT of IN |
| DW1 | | | | |
| 63 to 47 | reserved | - | - | - |
| 46 | S | SW — writes | - | This bit indicates whether a split transaction has to be executed. 0 — High-speed transaction 1 — Split transaction |
| 45 to 44 | EPType[1:0] | SW — writes | - | Endpoint type: 01 — Isochronous |
| 43 to 42 | Token[1:0] | SW — writes | - | Token: This field indicates the token PID for this transaction: 00 — OUT 01 — IN |
| 41 to 35 | Device Address[6:0] | SW — writes | - | Device Address : This is the USB address of the function containing the endpoint that is referred to by this buffer. |
| 34 to 32 | EndPt[3:1] | SW — writes | - | Endpoint: This is the USB address of the endpoint within the function |
| DW0 | | | | |
| 31 | EndPt[0] | SW — writes | - | Endpoint: This is the USB address of the endpoint within the function |
| 30 to 29 | Mult[1:0] | SW — writes | - | This field is a multiplier counter used by the host controller as the number of successive packets the host controller may submit to the endpoint in the current execution. |
| | | | | For details, refer to Appendix D of <u>Ref. 2 "Enhanced Host Controller</u> Interface Specification for Universal Serial Bus Rev. 1.0". |
| 28 to 18 | MaxPacket Length[10:0] | SW — writes | - | Maximum Packet Length : This field indicates the maximum number of bytes that can be sent to or received from the endpoint in a single data packet. The maximum packet size for an isochronous transfer is 1024 bytes. The maximum packet size for the isochronous transfer is also variable at any whole number. |
| SP1760_4 | | | | © NXP B.V 2008. All rights resc |
| | ata shoot | | | © NXP B.V. 2008. All rights rese |

Table 68. High-speed isochronous IN and OUT: bit description ...continued

Product data sheet

| | - · · | | | |
|---------|-----------------------------|--------------------------|-------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Bit | Symbol | Access | Value | Description |
| 17 to 3 | NrBytesTo Transfer[14:0] | SW — writes | - | Number of Bytes Transferred : This field indicates the number of bytes that can be transferred by this data structure. It is used to indicate the depth of the DATA field ($32 \text{ kB} - 1 \text{ B}$). |
| 2 to 1 | reserved | - | - | - |
| 0 | V | HW — resets SW — sets | - | 0 — This bit is deactivated when the entire PTD is executed, or when a fatal error is encountered. |
| | | | | 1 — Software updates to one when there is payload to be sent or received. The current PTD is active. |

Table 68. High-speed isochronous IN and OUT: bit description ...continued

| KP Semiconductors | Z |
|--------------------------|-----|
| emiconductor | ÷ |
| liconductor | |
| onductors | ÷ |
| Iductors | ö |
| ctors | d |
| S | cto |
| | SLS |

| Bit | 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 4 | 10 | 39 | 38 | 37 | 36 | 6 35 | 34 | 33 | | |
|------------|-----|-------|------------|------|-------|------|------|-------|----------------------------|-------|-------|----|------|----------------------------------------------|-------|-------|------|-------|-------|------------------|-------|------------|-------------------|-------|-----------|----------------|--------|--------|------|-------|---------|-------|----|--|
| DW7 | | | | | IN | T_IN | _7[1 | 11:0] | | | | | | | | | IN | T_IN | _6[11 | 1:0] | | | | | | | | IN | IT_I | N_5[| 11:4] | | | |
| DW5 | | | IN | T_IN | _2[7 | :0] | | | | | | | IN | Γ_IN | _1[11 | 1:0] | | | | | | | | | | INT_IN_0[11:0] | | | | | | | | |
| DW3 | A | Н | | rese | rved | | D | | err :0] | | | | rese | rved | l | | | | | NrBy | tesTr | ansf | ferre | ed[1 | 4:0] | (32 | kB - | - 1 B | for | spee | d) | | | |
| DW1 | | | | | | | | r | eserv | ed | | | | | | | | S | Ту | P /pe :0] | | ken :0] | | | Dev | viceA | ddi | ress[6 | 6:0] | | E | ndPt | [3 | |
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | | 8 | 7 | 6 | 5 | 4 | 13 | 2 | 1 | | |
| DW6 | IN | IT_IN | _5[3 | :0] | | | | | INT_IN_4[11:0] | | | | | | | | | | | | | T_IN | I_3[[.] | 11:0 | D] | | | | | I | NT_I | N_2[′ | 11 | |
| DW4 | Sta | tus7 | 2:0] | Sta | tus6[| 2:0] | St | atus5 | us5[2:0] Status4[2:0] Stat | | | | tus3 | [2:0] Status2[2:0] Status1[2:0] Status0[2:0] | | | | | | | | :0] | | | | μS | SA[7:0 | D] | | | | | | |
| | | | | rese | rved | | | | | | | | | D | ataSt | tartA | ddre | ss[15 | :0] | | | | | | | | | ļ | ιFra | ame[7 | ie[7:0] | | | |
| DW2 | | | | | | | Ma | xPac | ketLei | http | 10.01 | 1 | | | | | | | | NrB _\ | toe T | oTra | nsfe | or[12 | 1.01 | | | | | | | [1] | | |
| DW2 DW0 | [2] | [1 | ult :0] | | | | ivia | | | iguit | 10.0] | | | | | | | | | | | | | | +.0J | | | | | | | | | |

B.V. 2008. All rights reserved. 67 of 110

| DW763 to 52INT_IN_7[11:0]HW — writesBytes received during μ SOF7, if μ SA[7] is set to 1 and frame number is correct.51 to 40INT_IN_5[11:0]HW — writesBytes received during μ SOF6, if μ SA[6] is set to 1 and frame number is correct.33 to 32INT_IN_5[11:1]HW — writesBytes received during μ SOF5 (bits 3 to 0), if μ SA[5] is set to 1 and frame number is correct.DW6INT_IN_5[11:1]HW — writesBytes received during μ SOF5 (bits 3 to 0), if μ SA[5] is set to 1 and frame number is correct.27 to 16INT_IN_4[11:0]HW — writesBytes received during μ SOF2, (bits 3 to 0), if μ SA[2] is set to 1 and frame number is correct.3 to 0INT_IN_2[11:0]HW — writesBytes received during μ SOF2 (bits 1 to 0), if μ SA[2] is set to 1 and frame number is correct.0005INT_IN_2[7:0]HW — writesBytes received during μ SOF2 (bits 7 to 0), if μ SA[2] is set to 1 and frame number is correct.15 to 44INT_IN_2[7:0]HW — writesBytes received during μ SOF2 (bits 7 to 0), if μ SA[2] is set to 1 and frame number is correct.16 to 29Status7[2:0]HW — writesINT IN or OUT status of μ SOF516 to 29Status8[2:0]HW — writesINT IN or OUT status of μ SOF521 to 17Status8[2:0]HW — writesINT IN or OUT status of μ SOF221 to 29Status8[2:0]HW — writesINT IN or OUT status of μ SOF221 to 29Status8[2:0]HW — writesINT IN or OUT status of μ SOF521 to 29Status8[2:0]HW — writesINT IN or OUT status of | Table 70. | High-speed inte | errupt IN and O | OUT: bit o | description |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------|-----------------|--------------------------------------------------------------------|------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 63 to 52INT_IN_7[11:0]HW — writesBytes received during μ SOF7, if μ SA[7] is set to 1 and frame number is correct.51 to 40INT_IN_6[11:0]HW — writesBytes received during μ SOF5, if μ SA[6] is set to 1 and frame number is correct.39 to 32INT_IN_5[3:0]HW — writesBytes received during μ SOF5 (bits 1 to 4), if μ SA[5] is set to 1 and frame number is correct.27 to 16INT_IN_5[3:0]HW — writesBytes received during μ SOF5 (bits 3 to 0), if μ SA[5] is set to 1 and frame number is correct.31 to 28INT_IN_3[11:0]HW — writesBytes received during μ SOF2 (bits 3 to 0), if μ SA[2] is set to 1 and frame number is correct.31 to 24INT_IN_2[11:8]HW — writesBytes received during μ SOF2 (bits 11 to 8), if μ SA[2] is set to 1 and frame number is correct.31 to 25INT_IN_2[11:0]HW — writesBytes received during μ SOF2 (bits 11 to 8), if μ SA[2] is set to 1 and frame number is correct.31 to 26INT_IN_2[11:0]HW — writesBytes received during μ SOF2 (bits 7 to 0), if μ SA[2] is set to 1 and frame number is correct.31 to 27INT_IN_0[11:0]HW — writesBytes received during μ SOF2 (bits 7 to 0), if μ SA[2] is set to 1 and frame number is correct.31 to 29Status6[2:0]HW — writesINT IN or OUT status of μ SOF521 to 29Status6[2:0]HW — writesINT IN or OUT status of μ SOF521 to 29Status6[2:0]HW — writesINT IN or OUT status of μ SOF521 to 13Status6[2:0]HW — writesINT IN or OUT status of μ SOF521 to 29S | Bit | Symbol | Access | Value | Description |
| is correct. S1 to 40 INT_IN_6[11:0] HW — writes - S1 to 20 INT_IN_5[11:4] HW — writes - S1 to 23 INT_IN_5[3:0] HW — writes - S1 to 28 INT_IN_3[11:0] HW — writes - S1 to 4 INT_IN_3[11:0] HW — writes - S1 to 4 INT_IN_3[11:0] HW — writes - S1 to 5 4 INT_IN_2[7:0] HW — writes - S1 to 5 5 INT_IN_2[7:0] HW — writes - S1 to 28 INT_IN_2[7:0] HW — writes - S1 to 29 Status?[2:0] HW — writes - S1 to 29 Status?[2:0] HW — writes - S1 to 29 Status?[2:0] HW — writes - S1 to 12 Status?[2:0] HW — writes - S1 INT IN or OUT status of μ SOF5 S1 INT IN or OUT status of μ SOF5 S1 INT IN cross - S1 INT IN cross - | DW7 | | | | |
| is correct.Bytes received during µSOF5 (bits 1 to 4), if µSA[5] is set to 1 and frame number is correct.DWS31 to 28INT_IN_5[3:0]HW — writes-Bytes received during µSOF5 (bits 3 to 0), if µSA[5] is set to 1 and frame number is correct15 to 4INT_IN_2[11:0]HW — writes-Bytes received during µSOF2 (bits 11 to 8), if µSA[2] is set to 1 and frame number is correct3 to 0INT_IN_2[11:8]HW — writes-Bytes received during µSOF2 (bits 7 to 0), if µSA[2] is set to 1 and frame number is correct.DW563 to 56INT_IN_2[7:0]HW — writes-Bytes received during µSOF2 (bits 7 to 0), if µSA[2] is set to 1 and frame number is correct.25 to 44INT_IN_2[7:0]HW — writes-Bytes received during µSOF3 (bits 3 to 1), if µSA[1] is set to 1 and frame number is correct.26 to 26Statusf[2:0]HW — writes-Bytes received during µSOF3-10 to 29Statusf[2:0]HW — writes21 to 29Statusf[2:0]HW — writes22 to 20Statusf[2:0]HW — writes23 to 11Statusf[2:0]HW — writes21 to 12Statusf[2:0]HW — writes22 to 20Statusf[2:0]HW — writes23 to 11Statusf[2:0]HW — writes24 to 11No OUT status of µSOF316 to 14Statusf[2:0]HW — writes25 to 20Statusf[2:0]HW — writes26 to 21< | 63 to 52 | INT_IN_7[11:0] | HW — writes | - | |
| frame number is correct.DW631 to 28INT_IN_5[3:0]HW — writes-31 to 28INT_IN_5[3:0]HW — writes-27 to 16INT_IN_4[11:0]HW — writes-27 to 16INT_IN_2[1:0]HW — writes-27 to 16INT_IN_2[1:0]HW — writes-28 to 28 to 21.11INT_IN_2[1:0]HW — writes-29 to 25 to 23INT_IN_2[1:0]HW — writes-29 to 26 to 23 to 32INT_IN_2[7:0]HW — writes-29 to 26 to 23 to 32INT_IN_0[11:0]HW — writes-29 to 26 to 23 to 32 to 32INT_IN_0[11:0]HW — writes-21 to 29 to 24 to 32 to 33 to 32 to 32 to 33 to 32 to 32 to 33 to 32 to 33 to 32 to 33 to 32 to 34 to 32 to 34 to 32 to 34 t | 51 to 40 | INT_IN_6[11:0] | HW — writes | - | |
| 31 to 28INT_IN_5[3:0]HW — writesBytes received during μ SOF5 (bits 3 to 0), if μ SA[5] is set to 1 and frame number is correct.27 to 16INT_IN_4[11:0]HW — writesBytes received during μ SOF4, if μ SA[3] is set to 1 and frame number is correct.15 to 4INT_IN_2[11:8]HW — writesBytes received during μ SOF2 (bits 11 to 8), if μ SA[2] is set to 1 and frame number is correct.3 to 0INT_IN_2[11:8]HW — writesBytes received during μ SOF2 (bits 11 to 8), if μ SA[2] is set to 1 and frame number is correct.DW5 | 39 to 32 | INT_IN_5[11:4] | HW — writes | - | |
| frame number is correct.27 to 16INT_IN_4[11:0]HW — writes-27 to 16INT_IN_3[11:0]HW — writes-15 to 4INT_IN_2[11:8]HW — writes-3 to 0INT_IN_2[11:8]HW — writes-3 to 0INT_IN_2[11:8]HW — writes-3 to 0INT_IN_2[11:8]HW — writes-63 to 56INT_IN_2[7:0]HW — writes-55 to 44INT_IN_1[11:0]HW — writes-55 to 44INT_IN_0[11:0]HW — writes-55 to 44INT_IN_0[11:0]HW — writes-51 to 29Status7[2:0]HW — writes-51 to 20Status7[2:0]HW — writes-51 to 21Status7[2:0]HW — writes-51 to 23Status7[2:0]HW — writes-51 to 24Status7[2:0]HW — writes-51 to 25Status7[2:0]HW — writes-51 to 20Status7[2:0]HW — writes-51 to 11Status7[2:0] | DW6 | | | | |
| is correct. Bytes received during μ SOF3, if μ SA[3] is set to 1 and frame number is correct. Bytes received during μ SOF2 (bits 11 to 8), if μ SA[2] is set to 1 and frame number is correct. Bytes received during μ SOF2 (bits 11 to 8), if μ SA[2] is set to 1 and frame number is correct. Bytes received during μ SOF2 (bits 7 to 0), if μ SA[2] is set to 1 and frame number is correct. Bytes received during μ SOF2 (bits 7 to 0), if μ SA[2] is set to 1 and frame number is correct. Bytes received during μ SOF2 (bits 7 to 0), if μ SA[2] is set to 1 and frame number is correct. Bytes received during μ SOF2 (bits 7 to 0), if μ SA[2] is set to 1 and frame number is correct. Bytes received during μ SOF0, if μ SA[0] is set to 1 and frame number is correct. DW4 3 to 32 INT_IN_0[11:0] HW — writes - Bytes received during μ SOF0, if μ SA[0] is set to 1 and frame number is correct. DW4 3 to 29 Status7[2:0] HW — writes - INT IN or OUT status of μ SOF5 22 to 23 Status6[2:0] HW — writes - INT IN or OUT status of μ SOF5 22 to 20 Status4[2:0] HW — writes - INT IN or OUT status of μ SOF4 19 to 17 Status3[2:0] HW — writes - INT IN or OUT status of μ SOF3 16 to 14 Status2[2:0] HW — writes - INT IN or OUT status of μ SOF4 19 to 17 Status3[2:0] HW — writes - INT IN or OUT status of μ SOF5 13 to 11 Status1[2:0] HW — writes - INT IN or OUT status of μ SOF5 13 to 11 Status1[2:0] HW — writes - INT IN or OUT status of μ SOF5 13 to 14 Status0[2:0] HW — writes - INT IN or OUT status of μ SOF1 10 to 8 Status0[2:0] HW — writes - INT IN or OUT status of μ SOF1 15 to 18 μ SOF after INT has been delivered. Bit 0 — Transaction error (IN and OUT) Bit 1 — Babble (IN token only) Bit 2 — Underrun (OUT token only) After processing | 31 to 28 | INT_IN_5[3:0] | HW — writes | - | |
| is correct. Bytes received during μ SOF2 (bits 11 to 8), if μ SA[2] is set to 1 and frame number is correct. DWS 63 to 56 INT_IN_2[7:0] HW — writes - Bytes received during μ SOF2 (bits 7 to 0), if μ SA[2] is set to 1 and frame number is correct. 55 to 44 INT_IN_1[11:0] HW — writes - Bytes received during μ SOF1, if μ SA[1] is set to 1 and frame number is correct. 31 to 32 INT_IN_0[11:0] HW — writes - Bytes received during μ SOF0, if μ SA[0] is set to 1 and frame number is correct. DW4 31 to 29 Status7[2:0] HW — writes - INT IN or OUT status of μ SOF0 52 to 23 Status5[2:0] HW — writes - INT IN or OUT status of μ SOF5 22 to 20 Status4[2:0] HW — writes - INT IN or OUT status of μ SOF3 16 to 14 Status2[2:0] HW — writes - INT IN or OUT status of μ SOF3 16 to 14 Status2[2:0] HW — writes - INT IN or OUT status of μ SOF3 16 to 14 Status2[2:0] HW — writes - INT IN or OUT status of μ SOF3 16 to 14 Status2[2:0] HW — writes - INT IN or OUT status of μ SOF3 16 to 14 Status2[2:0] HW — writes - INT IN or OUT status of μ SOF3 16 to 18 Status0[2:0] HW — writes - INT IN or OUT status of μ SOF4 17 to 0 μ SA[7:0] SW — writes - Status of the payload on the USB bus for this μ SOF after INT has been delivered. Bit 0 — Transaction error (IN and OUT) Bit 1 — Babble (IN token only) 7 to 0 μ SA[7:0] SW — writes - (0 \rightarrow 1) HW — writes μ SA[7:0] - HW — writes μ SA[7:0] = 1, 0, 0, 0, 1, 0, 0; send INT for every fourth μ SOF. | 27 to 16 | INT_IN_4[11:0] | HW — writes | - | |
| frame number is correct.DWS63 to 56INT_IN_2[7:0]HW — writes-Bytes received during μSOF2 (bits 7 to 0), if μSA[2] is set to 1 and frame number is correct.55 to 44INT_IN_1[11:0]HW — writes-Bytes received during μSOF0, if μSA[0] is set to 1 and frame number is correct.43 to 32INT_IN_0[11:0]HW — writes-Bytes received during μSOF0, if μSA[0] is set to 1 and frame number is correct.DW431 to 29Status7[2:0]HW — writes28 to 26Status6[2:0]HW — writes-1NT IN or OUT status of μSOF71INT IN or OUT status of μSOF522 to 20Status4[2:0]HW — writes-11 to 17Status2[2:0]HW — writes-11 to 18Status2[2:0]HW — writes-11 to 18Status0[2:0]HW — writes-11 to 18Status0[2:0]HW — writes-11 to 18Status0[2:0]HW — writes-11 to 18Status0[2:0]HW — writes-11 to 19Status0[2:0]HW — writes-11 to 10Status0[2:0]HW — writes-11 to 10Max-Status of LP and OUT)11 to 10Status0[2:0]HW — writes-12 to 11Status0[2:0]HW — writes-13 to 11Status0[2:0]HW — writes-14 to 19Status0[2:0]HW — writes-15 to 0N- | 15 to 4 | INT_IN_3[11:0] | HW — writes | - | |
| 63 to 56 $ NT_IN_2[7:0]$ $HW - writes$ -Bytes received during μ SOF2 (bits 7 to 0), if μ SA[2] is set to 1 and frame number is correct.55 to 44 $ NT_IN_1[11:0]$ $HW - writes$ -Bytes received during μ SOF1, if μ SA[1] is set to 1 and frame number is correct.43 to 32 $ NT_IN_0[11:0]$ $HW - writes$ -Bytes received during μ SOF0, if μ SA[0] is set to 1 and frame number is correct.DW4Bytes received during μ SOF0, if μ SA[0] is set to 1 and frame number is correct.DW4INT IN or OUT status of μ SOF728 to 26Status7[2:0]HW - writes-10 to 29Status5[2:0]HW - writes-11 to 29Status5[2:0]HW - writes-12 to 20Status4[2:0]HW - writes-13 to 17Status2[2:0]HW - writes-14 to 14Status2[2:0]HW - writes-15 to 14Status2[2:0]HW - writes-16 to 14Status2[2:0]HW - writes-10 to 8Status0[2:0]HW - writes-11 to 10Status0[2:0]HW - writes-12 to 0Status0[2:0]HW - writes-13 to 10Status0[2:0]HW - writes-14 to 14Status0[2:0]HW - writes-15 to 0Status0[2:0]HW - writes-16 to 14Status0[2:0]HW - writes-17 to 0 μ SA[7:0]SW - writes-18 to 0- Transaction error (IN and OUT) <td>3 to 0</td> <td>INT_IN_2[11:8]</td> <td>HW — writes</td> <td>-</td> <td></td> | 3 to 0 | INT_IN_2[11:8] | HW — writes | - | |
| frame number is correct.55 to 44INT_IN_1[11:0]HW — writesPytes received during μ SOF1, if μ SA[1] is set to 1 and frame number is correct.43 to 32INT_IN_0[11:0]HW — writesBytes received during μ SOF0, if μ SA[0] is set to 1 and frame number is correct.DW431 to 29Status7[2:0]HW — writesINT IN or OUT status of μ SOF728 to 26Status6[2:0]HW — writesINT IN or OUT status of μ SOF625 to 23Status5[2:0]HW — writesINT IN or OUT status of μ SOF522 to 20Status4[2:0]HW — writesINT IN or OUT status of μ SOF316 to 14Status3[2:0]HW — writesINT IN or OUT status of μ SOF316 to 14Status2[2:0]HW — writesINT IN or OUT status of μ SOF110 to 8Status0[2:0]HW — writesStatus of the payload on the USB bus for this μ SOF after INT has been delivered.Bit 0 — Transaction error (IN and OUT) Bit 1 — Babble (IN token only)Bit 2 — Underrun (OUT token only)7 to 0 μ SA[7:0]SW — writes (1 \rightarrow 0) After processingWhen the frame number of bits DW2[7:3] match the frame number of the USB bus, for this μ SOF2, μ SOF4 and μ SOF5. When μ SOF. For example: When μ SOF7. | DW5 | | | | |
| is correct.43 to 32 $INT_IN_0[11:0]$ HW — writes-Bytes received during μ SOF0, if μ SA[0] is set to 1 and frame number is correct.DW431 to 29Status7[2:0]HW — writes-INT IN or OUT status of μ SOF728 to 26Status6[2:0]HW — writes-INT IN or OUT status of μ SOF625 to 23Status5[2:0]HW — writes-INT IN or OUT status of μ SOF522 to 20Status4[2:0]HW — writes-INT IN or OUT status of μ SOF316 to 14Status2[2:0]HW — writes-INT IN or OUT status of μ SOF110 to 8Status0[2:0]HW — writes-INT IN or OUT status of μ SOF110 to 8Status0[2:0]HW — writes-INT IN or OUT status of μ SOF117 to 0 μ SA[7:0]SW — writes ($n \rightarrow 0$) After processing-When the frame number of bits DW2[7:3] match the frame number of the USB bus, these bits are checked for 1 before they are sent for uSOF. For example: When μ SA[7:0] = 1, 1, 1, 1, 1, 1, 1, 1; send INT for every μ SOF of the entire millisecond. When μ SA[7:0] = 0, 1, 0, 1, 0, 0, 0; send INT for every fourth μ SOF. | 63 to 56 | INT_IN_2[7:0] | HW — writes | - | |
| is correct.DW431 to 29Status7[2:0]HW — writesINT IN or OUT status of μ SOF728 to 26Status6[2:0]HW — writesINT IN or OUT status of μ SOF625 to 23Status5[2:0]HW — writesINT IN or OUT status of μ SOF522 to 20Status4[2:0]HW — writesINT IN or OUT status of μ SOF319 to 17Status2[2:0]HW — writesINT IN or OUT status of μ SOF316 to 14Status2[2:0]HW — writesINT IN or OUT status of μ SOF110 to 8Status0[2:0]HW — writesINT IN or OUT status of μ SOF110 to 8Status0[2:0]HW — writesStatus of the payload on the USB bus for this μ SOF after INT has been delivered. Bit 0 — Transaction error (IN and OUT) Bit 1 — Babble (IN token only)7 to 0 μ SA[7:0]SW — writes in the USB bus, these bits are checked for 1 before they are sent for μ SOF. For example: When μ SA[7:0] = 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, | 55 to 44 | INT_IN_1[11:0] | HW — writes | - | |
| 31 to 29Status7[2:0]HW — writes-INT IN or OUT status of μ SOF728 to 26Status6[2:0]HW — writes-INT IN or OUT status of μ SOF625 to 23Status5[2:0]HW — writes-INT IN or OUT status of μ SOF522 to 20Status4[2:0]HW — writes-INT IN or OUT status of μ SOF419 to 17Status2[2:0]HW — writes-INT IN or OUT status of μ SOF316 to 14Status2[2:0]HW — writes-INT IN or OUT status of μ SOF113 to 11Status1[2:0]HW — writes-INT IN or OUT status of μ SOF110 to 8Status0[2:0]HW — writes-INT IN or OUT status of μ SOF17 to 0 μ SA[7:0]SW — writes-When the frame number of bits DW2[7:3] match the frame number of the USB bus, these bits are checked for 1 before they are sent for μ SOF. For example: When μ SA[7:0] = 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, | 43 to 32 | INT_IN_0[11:0] | HW — writes | - | |
| 28 to 26Status6[2:0]HW — writesINT IN or OUT status of μ SOF625 to 23Status5[2:0]HW — writesINT IN or OUT status of μ SOF522 to 20Status4[2:0]HW — writesINT IN or OUT status of μ SOF419 to 17Status3[2:0]HW — writesINT IN or OUT status of μ SOF316 to 14Status2[2:0]HW — writesINT IN or OUT status of μ SOF213 to 11Status1[2:0]HW — writesINT IN or OUT status of μ SOF110 to 8Status0[2:0]HW — writesStatus of the payload on the USB bus for this μ SOF after INT has been delivered. Bit 0 — Transaction error (IN and OUT) Bit 1 — Babble (IN token only) Bit 2 — Underrun (OUT token only)7 to 0 μ SA[7:0]SW — writes (0 \rightarrow 1) HW — writes (1 \rightarrow 0) After processingWhen the frame number of bits DW2[7:3] match the frame number of the USB bus, these bits are checked for 1 before they are sent for μ SOF. For example: When μ SA[7:0] = 1, 1, 1, 1, 1, 1, 1, 1; send INT for every μ SOF 0, μ SOF2, μ SOF4, and μ SOF6. When μ SA[7:0] = 1, 0, 0, 0, 1, 0, 0; send INT for every fourth μ SOF. | DW4 | | | | |
| 25 to 23Status5[2:0]HW — writes-INT IN or OUT status of μ SOF522 to 20Status4[2:0]HW — writes-INT IN or OUT status of μ SOF419 to 17Status3[2:0]HW — writes-INT IN or OUT status of μ SOF316 to 14Status2[2:0]HW — writes-INT IN or OUT status of μ SOF213 to 11Status1[2:0]HW — writes-INT IN or OUT status of μ SOF110 to 8Status0[2:0]HW — writes-INT IN or OUT status of μ SOF117 to 0 μ SA[7:0]SW — writes-Status of the payload on the USB bus for this μ SOF after INT has been delivered. Bit 0 — Transaction error (IN and OUT) Bit 1 — Babble (IN token only) Bit 2 — Underrun (OUT token only)7 to 0 μ SA[7:0]SW — writes (1 \rightarrow 0) After processing-When the frame number of bits DW2[7:3] match the frame number of the USB bus, these bits are checked for 1 before they are sent for μ SOF. For example: When μ SA[7:0] = 1, 1, 1, 1, 1, 1; send INT for every μ SOF of the entire millisecond. When μ SA[7:0] = 0, 1, 0, 1, 0, 1, 0, 1; send INT for every μ SOF. When μ SA[7:0] = 1, 0, 0, 0, 1, 0, 0; send INT for every fourth μ SOF. | 31 to 29 | Status7[2:0] | HW — writes | - | INT IN or OUT status of µSOF7 |
| 22 to 20Status4[2:0]HW — writesINT IN or OUT status of μ SOF419 to 17Status3[2:0]HW — writesINT IN or OUT status of μ SOF316 to 14Status2[2:0]HW — writesINT IN or OUT status of μ SOF213 to 11Status1[2:0]HW — writesINT IN or OUT status of μ SOF110 to 8Status0[2:0]HW — writesStatus of the payload on the USB bus for this μ SOF after INT has been delivered.10 to 8Status0[2:0]HW — writesStatus of the payload on the USB bus for this μ SOF after INT has been delivered.10 to 8Status0[2:0]W — writesWomentee and the payload on the USB bus for this μ SOF after INT has been delivered.10 to 8Status0[2:0]W — writesWomentee and the payload on the USB bus for this μ SOF after INT has been delivered.10 to 8Status0[2:0]WW — writesWomentee and the payload on the USB bus for this μ SOF after INT has been delivered.10 to 8Status0[2:0]WW — writesWhen the frame number of the DUB bus for this μ SOF after INT has been delivered.10 to 9 μ SA[7:0]SW — writes (0 \rightarrow 1) HW — writesWhen the frame number of bits DW2[7:3] match the frame number of the USB bus, these bits are checked for 1 before they are sent for μ SOF. For example: When μ SA[7:0] = 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, | | | | - | |
| 19 to 17Status3[2:0]HW — writesINT IN or OUT status of μ SOF316 to 14Status2[2:0]HW — writesINT IN or OUT status of μ SOF213 to 11Status1[2:0]HW — writesINT IN or OUT status of μ SOF110 to 8Status0[2:0]HW — writesStatus of the payload on the USB bus for this μ SOF after INT has been delivered. Bit 0 — Transaction error (IN and OUT) Bit 1 — Babble (IN token only) Bit 2 — Underrun (OUT token only)7 to 0 μ SA[7:0]SW — writes of (0 \rightarrow 1) HW — writes (1 \rightarrow 0) After processingWhen the frame number of bits DW2[7:3] match the frame number of the USB bus, these bits are checked for 1 before they are sent for μ SOF. For example: When μ SA[7:0] = 1, 1, 1, 1, 1, 1; send INT for every μ SOF of the entire millisecond. When μ SA[7:0] = 0, 1, 0, 1, 0, 1; send INT for μ SOF6. When μ SA[7:0] = 1, 0, 0, 0, 1, 0, 0; send INT for every fourth μ SOF. | 25 to 23 | Status5[2:0] | HW — writes | - | INT IN or OUT status of µSOF5 |
| 16 to 14Status2[2:0]HW — writes-INT IN or OUT status of μ SOF213 to 11Status1[2:0]HW — writes-INT IN or OUT status of μ SOF110 to 8Status0[2:0]HW — writes-Status of the payload on the USB bus for this μ SOF after INT has been delivered. Bit 0 — Transaction error (IN and OUT) Bit 1 — Babble (IN token only) Bit 2 — Underrun (OUT token only)7 to 0 μ SA[7:0]SW — writes - (0 \rightarrow 1) HW — writes (1 \rightarrow 0) After processingWhen the frame number of bits DW2[7:3] match the frame number of the USB bus, these bits are checked for 1 before they are sent for μ SOF. For example: When μ SA[7:0] = 1, 1, 1, 1, 1, 1, 1, 1; send INT for every μ SOF of the entire millisecond. When μ SA[7:0] = 0, 1, 0, 1, 0, 1, 0, 1; send INT for every fourth μ SOF. | 22 to 20 | Status4[2:0] | HW — writes | - | INT IN or OUT status of μ SOF4 |
| 13 to 11Status1[2:0]HW — writesINT IN or OUT status of μ SOF110 to 8Status0[2:0]HW — writesStatus of the payload on the USB bus for this μ SOF after INT has been delivered. Bit 0 — Transaction error (IN and OUT) Bit 1 — Babble (IN token only) Bit 2 — Underrun (OUT token only)7 to 0 μ SA[7:0]SW — writes - (0 \rightarrow 1) HW — writes (1 \rightarrow 0) After processingWhen the frame number of bits DW2[7:3] match the frame number of the USB bus, these bits are checked for 1 before they are sent for μ SOF. For example: When μ SA[7:0] = 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, | 19 to 17 | Status3[2:0] | HW — writes | - | INT IN or OUT status of µSOF3 |
| 10 to 8Status0[2:0]HW — writes writes $(0 \rightarrow 1)$ Status of the payload on the USB bus for this μ SOF after INT has been delivered. Bit 0 — Transaction error (IN and OUT) Bit 1 — Babble (IN token only)7 to 0 μ SA[7:0]SW — writes $(0 \rightarrow 1)$ When the frame number of bits DW2[7:3] match the frame number of the USB bus, these bits are checked for 1 before they are sent for μ SOF. For example: When μ SA[7:0] = 1, 1, 1, 1, 1, 1, 1, 1, 1, 1 send INT for every μ SOF of the entire millisecond. When μ SA[7:0] = 0, 1, 0, 1, $0, 1, 0, 1$: send INT for μ SOF.2, μ SOF4 and μ SOF6. When μ SOF. Tor every fourth μ SOF. | 16 to 14 | Status2[2:0] | HW — writes | - | INT IN or OUT status of µSOF2 |
| been delivered. Bit 0 — Transaction error (IN and OUT) Bit 1 — Babble (IN token only) Bit 2 — Underrun (OUT token only) 7 to 0 μ SA[7:0] SW — writes - (0 \rightarrow 1) When the frame number of bits DW2[7:3] match the frame number of the USB bus, these bits are checked for 1 before they are sent for μ SOF. For example: When μ SA[7:0] = 1, 1, 1, 1, 1, 1, 1, 1 : send INT for every μ SOF of the entire millisecond. When μ SA[7:0] = 0, 1, 0, 1, 0, 1, 0, 1: send INT for μ SOF0, μ SOF2, μ SOF4 and μ SOF6. When μ SA[7:0] = 1, 0, 0, 0, 1, 0, 0, 0: send INT for every fourth μ SOF. | 13 to 11 | Status1[2:0] | HW — writes | - | INT IN or OUT status of µSOF1 |
| Bit 1 — Babble (IN token only) Bit 2 — Underrun (OUT token only)7 to 0 μ SA[7:0]SW — writes - (0 \rightarrow 1) HW — writes (1 \rightarrow 0) After processingWhen the frame number of bits DW2[7:3] match the frame number of the USB bus, these bits are checked for 1 before they are sent for μ SOF. For example: When μ SA[7:0] = 1, 1, 1, 1, 1, 1, 1, 1 is send INT for every μ SOF of the entire millisecond. When μ SA[7:0] = 0, 1, 0, 1, 0, 1, 0, 1: send INT for μ SOF0, μ SOF2, μ SOF4 and μ SOF6. When μ SA[7:0] = 1, 0, 0, 0, 1, 0, 0, 0: send INT for every fourth μ SOF. | 10 to 8 | Status0[2:0] | HW — writes | - | |
| Bit 2 — Underrun (OUT token only)7 to 0 μ SA[7:0]SW — writes - (0 \rightarrow 1) HW — writes (1 \rightarrow 0) After processingWhen the frame number of bits DW2[7:3] match the frame number of the USB bus, these bits are checked for 1 before they are sent for μ SOF. For example: When μ SA[7:0] = 1, 1, 1, 1, 1, 1, 1, 1, 1 send INT for every μ SOF of the entire millisecond. When μ SA[7:0] = 0, 1, 0, 1, 0, 1, 0, 1: send INT for μ SOF0, μ SOF2, μ SOF4 and μ SOF6. When μ SA[7:0] = 1, 0, 0, 0, 1, 0, 0, 0: send INT for every fourth μ SOF. | | | | | Bit 0 — Transaction error (IN and OUT) |
| 7 to 0 μ SA[7:0]SW — writes (0 \rightarrow 1) HW — writes (1 \rightarrow 0) After processingWhen the frame number of bits DW2[7:3] match the frame number of the USB bus, these bits are checked for 1 before they are sent for μ SOF. For example: When μ SA[7:0] = 1, 1, 1, 1, 1, 1, 1, 1, 1 send INT for every μ SOF of the entire millisecond. When μ SA[7:0] = 0, 1, 0, 1, 0, 1, 0, 1: send INT for μ SOF0, μ SOF2, μ SOF4 and μ SOF6. When μ SA[7:0] = 1, 0, 0, 0, 1, 0, 0, 0: send INT for every fourth μ SOF. | | | | | |
| $ \begin{array}{ll} (0 \rightarrow 1) & \mbox{the USB bus, these bits are checked for 1 before they are sent for } \\ \mbox{HW} \mbox{writes} \\ (1 \rightarrow 0) & \mbox{After} \\ \mbox{processing} \end{array} \ \ \begin{array}{ll} \mbox{the USB bus, these bits are checked for 1 before they are sent for } \\ \mbox{\muSOF. For example: When } \mbox{\muSA}[7:0] = 1, 1, 1, 1, 1, 1, 1, 1; send INT \\ \mbox{for every } \mbox{\muSOF of the entire millisecond. When } \mbox{\muSA}[7:0] = 0, 1, 0, 1, \\ 0, 1, 0, 1; send INT for \mbox{\muSOF0}, \mbox{\muSOF2}, \mbox{\muSOF4 and } \mbox{\muSOF6}. When \\ \mbox{\muSA}[7:0] = 1, 0, 0, 0, 1, 0, 0, 0; send INT for every fourth \mbox{\muSOF.} \end{array} $ | | | | | Bit 2 — Underrun (OUT token only) |
| SP1760_4 © NXP B.V. 2008. All rights reserved. | 7 to 0 | μSA[7:0] | $(0 \rightarrow 1)$ HW — writes $(1 \rightarrow 0)$ After | - | the USB bus, these bits are checked for 1 before they are sent for μ SOF. For example: When μ SA[7:0] = 1, 1, 1, 1, 1, 1, 1, 1, 1: send INT for every μ SOF of the entire millisecond. When μ SA[7:0] = 0, 1, 0, 1, 0, 1, 0, 1: send INT for μ SOF0, μ SOF2, μ SOF4 and μ SOF6. When |
| | ISP1760_4 | | | | © NXP B.V. 2008. All rights reserved. |

Table 70. High-speed interrupt IN and OUT: bit description

Product data sheet

| Bit | Symbol | Access | Value | Description |
|----------|----------------------------------|----------------------------|-------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| DW3 | Symbol | Access | Value | Description |
| 63 | A | HW — writes SW — writes | - | Active: Write the same value as that in V. |
| 62 | Н | HW — writes | - | Halt: Transaction is halted. |
| 61 to 58 | reserved | - | - | - |
| 57 | DT | HW — writes SW — writes | - | Data Toggle : Set the Data Toggle bit to start the PTD. Software writes the current transaction toggle value. Hardware writes the next transaction toggle value. |
| 56 to 55 | Cerr[1:0] | HW — writes SW — writes | - | Error Counter . This field corresponds to the Cerr[1:0] field in the TD. The default value of this field is zero for isochronous transactions. |
| 54 to 47 | reserved | - | - | - |
| 46 to 32 | NrBytes Transferred [14:0] | HW — writes | - | Number of Bytes Transferred : This field indicates the number of bytes sent or received for this transaction. If Mult[1:0] is greater than one, it is possible to store intermediate results in this field. |
| DW2 | | | | |
| 31 to 24 | reserved | - | - | - |
| 23 to 8 | DataStart Address[15:0] | SW — writes | - | Data Start Address : This is the start address for data that will be sent or received on or from the USB bus. This is the internal memory address and not the direct CPU address. |
| | | | | RAM address = (CPU address - 400h) / 8 |
| 7 to 0 | μFrame[7:0] | SW — writes | - | Bits 7 to 3 represent the polling rate in milliseconds. The INT polling rate is defined as $2^{(b-1)} \mu$ SOF, where b is 1 to 9. When b is 1, 2, 3 or 4, use μ SA to define polling because the rate is equal to or less than 1 ms. Bits 7 to 3 are set to 0. Polling checks μ SA bits for μ SOF rates. See Table 71. |
| DW1 | | | | |
| 63 to 47 | reserved | - | - | - |
| 46 | S | SW — writes | - | This bit indicates if a split transaction has to be executed: 0 — High-speed transaction 1 — Split transaction |
| 45 to 44 | EPType[1:0] | SW — writes | - | Endpoint type: 11 — Interrupt |
| 43 to 42 | Token[1:0] | SW — writes | - | Token: This field indicates the token PID for this transaction: 00 — OUT 01 — IN |
| 41 to 35 | DeviceAddress [6:0] | SW — writes | - | Device Address : This is the USB address of the function containing the endpoint that is referred to by the buffer. |
| 34 to 32 | EndPt[3:1] | SW — writes | - | Endpoint : This is the USB address of the endpoint within the function. |
| DW0 | | | | |
| 31 | EndPt[0] | SW — writes | - | Endpoint : This is the USB address of the endpoint within the function. |

Table 70. High-speed interrupt IN and OUT: bit description ...continued

| Bit | Symbol | Access | Value | Description |
|----------|-----------------------------|-------------|-------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 30 to 29 | Mult[1:0] | SW — writes | - | Multiplier : This field is a multiplier counter used by the host controller as the number of successive packets the host controller may submit to the endpoint in the current execution. |
| | | | | Set this field to 01b. You can also set it to 11b and 10b, depending on your application. 00b is undefined. |
| 28 to 18 | MaxPacket Length[10:0] | SW — writes | - | Maximum Packet Length : This field indicates the maximum number of bytes that can be sent to or received from the endpoint in a single data packet. |
| 17 to 3 | NrBytesTo Transfer[14:0] | SW — writes | - | Number of Bytes to Transfer : This field indicates the number of bytes that can be transferred by this data structure. It is used to indicate the depth of the DATA field $(32 \text{ kB} - 1 \text{ B})$. |
| 2 to 1 | reserved | - | - | - |
| 0 | V | SW — sets | - | Valid: |
| | | HW — resets | | 0 — This bit is deactivated when the entire PTD is executed, or when a fatal error is encountered. |
| | | | | Software updates to one when there is payload to be sent or received. The current PTD is active. |

Table 70. High-speed interrupt IN and OUT: bit description ... continued

| Table 71. | Microframe description | | | | | | | | | | | | | |
|-----------|------------------------|---------------------|------------------------|--|--|--|--|--|--|--|--|--|--|--|
| b | Rate | μ Frame[7:3] | μ SA[7:0] | | | | | | | | | | | |
| 1 | 1 μSOF | 0 0000 | 1111 1111 | | | | | | | | | | | |
| 2 | 2 μSOF | 0 0000 | 1010 1010 or 0101 0101 | | | | | | | | | | | |
| 3 | $4 \mu\text{SOF}$ | 0 0000 | any 2 bits set | | | | | | | | | | | |
| 4 | 1 ms | 0 0000 | any 1 bit set | | | | | | | | | | | |
| 5 | 2 ms | 0 0001 | any 1 bit set | | | | | | | | | | | |
| 6 | 4 ms | 0 0010 to 0 0011 | any 1 bit set | | | | | | | | | | | |
| 7 | 8 ms | 0 0100 to 0 0111 | any 1 bit set | | | | | | | | | | | |
| 8 | 16 ms | 0 1000 to 0 1111 | any 1 bit set | | | | | | | | | | | |
| 9 | 32 ms | 1 0000 to 1 1111 | any 1 bit set | | | | | | | | | | | |

9.4 Start and complete split for bulk

| | | | | _ | | | | | | alloca Descr | | | | Split | t (SS | 6) and | l Co | mple | ete S | Split | (CS) | for b | oulk, | asyı | nchr | onou | ıs St | art S | Split a | and (| Com | plet |
|---------|----------|----------|-------|------|--------|------------|--------|------------|------------|-----------------|------------|-------|----|----------|-------------------------|--------|------------|--------------------------|-------|------------------------------------|------|-------|-------|---------------------|----------|------|-------|-------|------------|-------|-----|------|
| Table 7 | 72. | Star | t and | con | nplet | e spl | lit fo | r bul | k: bit | alloca | ition | | | | | | | | | | | | | | | | | | | | | |
| Bit | 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 క | 35 | 2 ! | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
| DW7 | | reserved | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DW5 | reserved | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| DW3 | A | н | В | Х | SC | <u>[1]</u> | DT | | err :0] | Na | [3:0] | I | | reserved | | | | NrBytesTransferred[14:0] | | | | | | | | | | | | | | |
| DW1 | | ŀ | lubAo | ddre | ss[6:0 | 0] | | | F | PortNumber[6:0] | | | | SE[1:0] | | | <u>[1]</u> | S | Ty | EP Token De Type [1:0] [1:0] | | | evice | eviceAddress[6:0] | | | | | EndPt[3:1] | | | |
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 2 | 20 19 | | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | (|
| DW6 | | | | | | | | | | | | | | | | rese | ved | | | | | | | | | | | | | | | |
| DW4 | | | | | | | | | | | ved | | | | | | | | | | | | | J NextPTDAddress[4: | | | | | | | | |
| DW2 | re | serv | ed | | RL[| [3:0] | | <u>[1]</u> | | | DataStartA | | | | | | | StartAddress[15:0] | | | | | | | reserved | | | | | | | |
| DW0 | [2] | [| 1] | | | | Max | Pack | etLe | ngth[10 | :0] | | | | NrBytesToTransfer[14:0] | | | | | | | | | |] | | | | | | 1] | V |

© NXP B.V. 2008. All rights reserved. 71 of 110

| Table 73. | Start and comple | te split for bulk: I | oit desc | ription |
|------------|-------------------------|-----------------------------|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Bit | Symbol | Access | Value | Description |
| DW7 | | | | |
| 63 to 32 | reserved | - | - | - |
| DW6 | | | | |
| 31 to 0 | reserved | - | - | - |
| DW5 | | | | |
| 63 to 32 | reserved | - | - | |
| DW4 | | | | |
| 31 to 6 | reserved | - | - | - |
| 5 | J | SW — writes | - | 0 — To increment the PTD pointer. |
| | | | | 1 — To enable the next PTD branching. |
| 4 to 0 | NextPTDPointer [4:0] | SW — writes | - | Next PTD branching assigned by the PTD pointer. |
| DW3 | | | | |
| 63 | A | SW — sets HW — resets | - | Active: Write the same value as that in V. |
| 62 | Н | HW — writes | - | Halt: This bit corresponds to the Halt bit of the Status field of TD. |
| 61 | В | HW — writes | - | Babble : This bit corresponds to the Babble Detected bit in the Status field of iTD, siTD or TD. |
| | | | | 1 — When babbling is detected, A and V are set to 0. |
| 60 | Х | HW — writes | - | Transaction Error : This bit corresponds to the Transaction Error bit in the status field. |
| | | SW — writes | - | 0 — Before scheduling |
| 59 | SC | SW — writes 0 | - | Start/Complete: |
| | | HW — updates | | 0 — Start split |
| | | | | 1 — Complete split |
| 58 | reserved | - | - | |
| 57 | DT | HW — writes | - | Data Toggle: Set the Data Toggle bit to start for the PTD. |
| | | SW — writes | | |
| 56 to 55 | Cerr[1:0] | HW — updates SW — writes | - | Error Counter : This field contains the error count for asynchronous start and complete split (SS/CS) TD. When an error has no response or bad response, Cerr[1:0] will be decremented to zero and then Valid will be set to zero. A NAK or NYET will reset Cerr[1:0]. For details, refer to Section 4.12.1.2 of <u>Ref. 2 "Enhanced</u> Host Controller Interface Specification for Universal Serial Bus <u>Rev. 1.0"</u> . |
| | | | | If retry has insufficient time at the beginning of a new SOF, the first PTD must be this retry. This can be accomplished if aperiodic PTD is not advanced. |
| 54 to 51 | NakCnt[3:0] | HW — writes SW — writes | - | NAK Counter : The V bit is reset if NakCnt decrements to zero and RL is a nonzero value. Not applicable to isochronous split transactions. |
| 50 to 47 | reserved | - | - | - |
| ISP1760_4 | | | | © NXP B.V. 2008. All rights reserved. |
| Product da | ita sheet | | Rev. 04 | - 4 February 2008 72 of 110 |

Table 73 Start and complete split for bulk: bit description

Product data sheet

NXP Semiconductors

Embedded Hi-Speed USB host controller

| Table 73. | Start and complete | e split for bulk: I | oit desc | riptioncontinued |
|------------|-------------------------------|---------------------|----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Bit | Symbol | Access | Value | Description |
| 46 to 32 | NrBytesTransferred [14:0] | HW — writes | - | Number of Bytes Transferred : This field indicates the number of bytes sent or received for this transaction. |
| DW2 | | | | |
| 31 to 29 | reserved | - | - | - |
| 28 to 25 | RL[3:0] | SW — writes | - | Reload : If RL is set to 0h, hardware ignores the NakCnt value. Set RL and NakCnt to the same value before a transaction. For full-speed and low-speed transactions, set this field to 0000b. Not applicable to isochronous start split and complete split. |
| 24 | reserved | - | - | - |
| 23 to 8 | DataStartAddress [15:0] | SW — writes | - | Data Start Address : This is the start address for data that will be sent or received on or from the USB bus. This is the internal memory address and not the direct CPU address. RAM address = (CPU address – 400h) / 8 |
| 7 to 0 | reserved | - | - | - |
| DW1 | | | | |
| 63 to 57 | HubAddress[6:0] | SW — writes | - | Hub Address: This indicates the hub address. |
| 56 to 50 | PortNumber[6:0] | SW — writes | - | Port Number : This indicates the port number of the hub or embedded TT. |
| 49 to 48 | SE[1:0] | SW — writes | - | This depends on the endpoint type and direction. It is valid only for split transactions. <u>Table 74</u> applies to start split and complete split only. |
| 47 | reserved | - | - | - |
| 46 | S | SW — writes | - | This bit indicates whether a split transaction has to be executed: 0 — High-speed transaction 1 — Split transaction |
| 45 to 44 | EPType[1:0] | SW — writes | - | Endpoint Type: 00 — Control 10 — Bulk |
| 43 to 42 | Token[1:0] | SW — writes | - | Token: This field indicates the PID for this transaction. 00 — OUT 01 — IN 10 — SETUP |
| 41 to 35 | DeviceAddress[6:0] | SW — writes | - | Device Address : This is the USB address of the function containing the endpoint that is referred to by this buffer. |
| 34 to 32 | EndPt[3:1] | SW — writes | - | Endpoint : This is the USB address of the endpoint within the function. |
| DW0 | | | | |
| 31 | EndPt[0] | SW — writes | - | Endpoint : This is the USB address of the endpoint within the function. |
| 30 to 29 | reserved | - | - | - |
| 28 to 18 | MaximumPacket Length[10:0] | SW — writes | - | Maximum Packet Length: This field indicates the maximum number of bytes that can be sent to or received from an endpoint in a single data packet. The maximum packet size for full-speed is 64 bytes as defined in the <u>Ref. 1 "Universal Serial Bus</u> <u>Specification Rev. 2.0"</u> . |
| ISP1760_4 | | | | © NXP B.V. 2008. All rights reserved |
| Product da | ata sheet | | Rev. 04 | - 4 February 2008 73 of 110 |

Table 73. Start and complete split for bulk: bit description ...continued

Downloaded from Elcodis.com electronic components distributor

| Bit | Symbol | Access | Value | Description |
|---------|-----------------------------|-------------|-------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 17 to 3 | NrBytesToTransfer [14:0] | SW — writes | - | Number of Bytes to Transfer : This field indicates the number of bytes that can be transferred by this data structure. It is used to indicate the depth of the DATA field. |
| 2 to 1 | reserved | - | - | - |
| 0 | V | SW — sets | - | Valid: |
| | | HW — resets | | 0 — This bit is deactivated when the entire PTD is executed, or when a fatal error is encountered. |
| | | | | 1 — Software updates to one when there is payload to be sent or received. The current PTD is active. |

| Table 73. | Start and complete split for bulk: bit descriptioncontinued |
|-----------|-------------------------------------------------------------|
| Tuble 75. | otart and complete spin for bark. bit descriptioncommided |

| Table 74. | SE description | | | |
|-----------|----------------|---|---|------------|
| Bulk | Control | S | E | Remarks |
| I/O | I/O | 1 | 0 | low-speed |
| I/O | I/O | 0 | 0 | full-speed |

| Bit | 63 | 62 | 61 | 60 | 59 | 58 | 57 5 | 6 5 | 5 5 | 54 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 3 | 3 32 |
|-----|-----|-------|------|-------|-------|------|-------|-------|----------------------------|------------------|-------|-------|-------|-------|-------|----------------------------------------|------------------|------------------------|----|-------|-----|----|----------------|---------------|-------------|-------|------------|--------|--------|------|
| DW7 | | | | | | | | | | | rese | erved | | | | | | | | | | | | | | IS | O_IN | _7[7 | :0] | |
| DW5 | | | IS | O_IN | _2[7 | :0] | | | | 15 | 50_IN | V_1[7 | :0] | | | | | IS | | I_0[7 | :0] | | | | | μ | ISCS | [7:0] | 2] | |
| DW3 | А | Н | В | Х | SC | [1] | DT | | | | | re | serve | ed | | | | | | | | | Nr | Bytes | Tran | sferr | ed[11 | :0] | | |
| DW1 | | ŀ | lubA | ddres | s[6:0 | 0] | | | PortNumber[6:0] reserved S | | | | | | S | Ту | EP /pe :0] | Token Device/ [1:0] | | | | | ceAddress[6:0] | | | | EndPt[3:1] | | | |
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 42 | 3 | 22 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 (|
| DW6 | | | IS | O_IN | _6[7 | :0] | | | | 15 | | V_5[7 | :0] | | | ISO_IN_4[7:0] | | | | | | | | ISO_IN_3[7:0] | | | | | | |
| DW4 | Sta | tus7[| 2:0] | Stat | us6[| 2:0] | Statu | 5[2:0 |)] | Status4 | [2:0] | Sta | tus3[| 2:0] | Stat | Status2[2:0] Status1[2:0] Status0[2:0] | | | | | | | 2:0] | μSA[7:0] | | | | | | |
| DW2 | | | | rese | rved | | | | | | | | Da | ataSt | artAc | Idres | s[15: | :0] | | | | | | | μF | ram | e[7:0] | (full- | speed) | |
| DW0 | [2] | [| 1] | | | | TT_ | IPS_ | Ler | TT_MPS_Len[10:0] | | | | | | NrBytesToTransfer[14:0] (1 kB for | | | | | | | | | full-speed) | | | | | V |

© NXP B.V. 2008. All rights reserved. 75 of 110 **NXP Semiconductors**

| Bit | Symbol | Access | Value | Description |
|----------|---------------|------------------------------------------------------------------------------------------------------------|-------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| DW7 | | | | |
| | reserved | - | - | - |
| 39 to 32 | ISO_IN_7[7:0] | HW — writes | - | Bytes received during μ SOF7, if μ SA[7] is set to 1 and frame number is correct. |
| DW6 | | | | |
| 31 to 24 | ISO_IN_6[7:0] | HW — writes | - | Bytes received during μ SOF6, if μ SA[6] is set to 1 and frame number is correct. |
| 23 to 16 | ISO_IN_5[7:0] | HW — writes | - | Bytes received during μ SOF5, if μ SA[5] is set to 1 and frame number is correct. |
| 15 to 8 | ISO_IN_4[7:0] | HW — writes | - | Bytes received during μ SOF4, if μ SA[4] is set to 1 and frame number is correct. |
| 7 to 0 | ISO_IN_3[7:0] | HW — writes | - | Bytes received during μ SOF3, if μ SA[3] is set to 1 and frame number is correct. |
| DW5 | | | | |
| 63 to 56 | ISO_IN_2[7:0] | HW — writes | - | Bytes received during $\mu SOF2$ (bits 7 to 0), if $\mu SA[2]$ is set to 1 and frame number is correct. |
| 55 to 48 | ISO_IN_1[7:0] | HW — writes | - | Bytes received during μ SOF1, if μ SA[1] is set to 1 and frame number is correct. |
| 47 to 40 | ISO_IN_0[7:0] | HW — writes | - | Bytes received during μ SOF0 if μ SA[0] is set to 1 and frame number is correct. |
| 39 to 32 | μSCS[7:0] | SW — writes $(0 \rightarrow 1)$ HW — writes $(1 \rightarrow 0)$ After processing | - | All bits can be set to one for every transfer. It specifies which μ SOF the complete split needs to be sent. Valid only for IN. Start split and complete split active bits, μ SA = 0000 0001, μ SCS = 0000 0100, will cause SS to execute in μ Frame0 and CS in μ Frame2. |
| DW4 | | 1 0 | | |
| 31 to 29 | Status7[2:0] | HW — writes | - | Isochronous IN or OUT status of µSOF7 |
| 28 to 26 | Status6[2:0] | HW — writes | - | Isochronous IN or OUT status of µSOF6 |
| 25 to 23 | Status5[2:0] | HW — writes | - | Isochronous IN or OUT status of μ SOF5 |
| 22 to 20 | Status4[2:0] | HW — writes | - | Isochronous IN or OUT status of µSOF4 |
| 19 to 17 | Status3[2:0] | HW — writes | - | Isochronous IN or OUT status of µSOF3 |
| 16 to 14 | Status2[2:0] | HW — writes | - | Isochronous IN or OUT status of μ SOF2 |
| 13 to 11 | Status1[2:0] | HW — writes | - | Isochronous IN or OUT status of μ SOF1 |
| 10 to 8 | Status0[2:0] | HW — writes | - | Isochronous IN or OUT status of μSOF0 Bit 0 — Transaction error (IN and OUT) Bit 1 — Babble (IN token only) Bit 2 — Underrun (OUT token only) |

Table 76. Start and complete split for isochronous: bit description

| Bit | Symbol | Access | Value | Description |
|----------|------------------------------|----------------------------------------|-------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7 to 0 | μSA[7:0] | SW — writes | - | Specifies which μ SOF the start split needs to be placed. |
| | | $(0 \rightarrow 1)$ | | For OUT token: When the frame number of bits DW2[7:3] matches |
| | | HW — writes $(1 \rightarrow 0)$ | | the frame number of the USB bus, these bits are checked for one before they are sent for the μ SOF. |
| | | After processing | | For IN token: Only μ SOF0, μ SOF1, μ SOF2 or μ SOF3 can be set to 1. Nothing can be set for μ SOF4 and above. |
| DW3 | | | | |
| 63 | А | SW — sets | - | Active: Write the same value as that in V. |
| | | HW — resets | | |
| 62 | Н | HW — writes | - | Halt : The Halt bit is set when any microframe transfer status has a stalled or halted condition. |
| 61 | В | HW — writes | - | Babble : This bit corresponds to bit 1 of Status0 to Status7 for every microframe transfer status. |
| 60 | Х | HW — writes | - | Transaction Error : This bit corresponds to bit 0 of Status0 to Status7 for every microframe transfer status. |
| 59 | SC | SW — writes 0 | - | Start/Complete: |
| | | HW — updates | | 0 — Start split |
| | | | | 1 — Complete split |
| 58 | reserved | - | - | - |
| 57 | DT | HW — writes | - | Data Toggle: Set the Data Toggle bit to start for the PTD. |
| | | SW — writes | | |
| 56 to 44 | reserved | - | - | - |
| 43 to 32 | NrBytes Transferred[11:0] | HW — writes | - | Number of Bytes Transferred : This field indicates the number of bytes sent or received for this transaction. |
| DW2 | | | | |
| 31 to 24 | reserved | - | - | - |
| 23 to 8 | DataStart Address[15:0] | SW — writes | - | Data Start Address : This is the start address for data that will be sent or received on or from the USB bus. This is the internal memory address and not the CPU address. |
| 7 to 0 | μFrame[7:0] | SW — writes | - | Bits 7 to 3 determine which frame to execute. |
| DW1 | | | | |
| 63 to 57 | HubAddress [6:0] | SW — writes | - | Hub Address: This indicates the hub address. |
| 56 to 50 | PortNumber [6:0] | SW — writes | - | Port Number : This indicates the port number of the hub or embedded TT. |
| 49 to 47 | reserved | - | - | - |
| 46 | S | SW — writes | - | This bit indicates whether a split transaction has to be executed: |
| | | | | 0 — High-speed transaction |
| | | | | 1 — Split transaction |
| 45 to 44 | EPType[1:0] | SW — writes | - | Transaction type: |
| | | | | 01 — Isochronous |

Table 76. Start and complete split for isochronous: bit description ...continued

| Bit | Symbol | Access | Value | Description |
|----------|-----------------------------|-------------|-------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 43 to 42 | Token[1:0] | SW — writes | - | Token PID for this transaction: |
| | | | | 00 — OUT |
| | | | | 01 — IN |
| 41 to 35 | DeviceAddress [6:0] | SW — writes | - | Device Address : This is the USB address of the function containing the endpoint that is referred to by this buffer. |
| 34 to 32 | EndPt[3:1] | SW — writes | - | Endpoint : This is the USB address of the endpoint within the function. |
| DW0 | | | | |
| 31 | EndPt[0] | SW — writes | - | Endpoint : This is the USB address of the endpoint within the function. |
| 30 to 29 | reserved | - | - | - |
| 28 to 18 | TT_MPS_Len [10:0] | SW — writes | - | Transaction Translator Maximum Packet Size Length : This field indicates the maximum number of bytes that can be sent per start split, depending on the number of total bytes needed. If the total bytes to be sent for the entire millisecond is greater than 188 bytes, this field should be set to 188 bytes for an OUT token and 192 bytes for an IN token. Otherwise, this field should be equal to the total bytes sent. |
| 17 to 3 | NrBytesTo Transfer[14:0] | SW — writes | - | Number of Bytes to Transfer : This field indicates the number of bytes that can be transferred by this data structure. It is used to indicate the depth of the DATA field. This field is restricted to 1023 bytes because in siTD the maximum allowable payload for a full-speed device is 1023 bytes. This field indirectly becomes the maximum packet size of the downstream device. |
| 2 to 1 | reserved | - | - | - |
| 0 | V | SW — sets | - | 0 — This bit is deactivated when the entire PTD is executed, or when a fatal error is encountered. |
| | | HW — resets | | 1 — Software updates to one when there is payload to be sent or received. The current PTD is active. |

Table 76. Start and complete split for isochronous: bit description ... continued

| Bit | 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 44 | 43 | 42 4 | 11 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 |
|-----|-----|-------|------|-------------------------------------------------------------------------------------------|-------|-------|-----|-------|-----------------|--------|--------|-------|-------|----------------------------------------------------|--------|------------------------------------------------------------------------------------------------------------------------|----|--------|-------|--------|-------------------|-------|---------------|-------------------------------------|-----------------|------------|-------|-------|-----|
| DW7 | | | | | | | | | | | res | erved | | | | | | | | | | | INT_IN_7[7:0] | | | | | | |
| DW5 | | | IN | T_IN | 1_2[7 | :0] | | | | | NT_I | N_1[7 | :0] | | | | | INT_IN | I_0[7 | :0] | | | | | | μSCS | S[7:0 |] | |
| DW3 | A | н | В | Х | SC | [1] | DT | | err :0] | | | | re | serv | ed | | | | | NrByte | esTra | ansfe | | |)] (4 k peec | | full- | speed | and |
| DW1 | | F | lubA | ddres | ss[6: | 0] | | | PortNumber[6:0] | | | | | | [1:0] | II S EP Token D Type [1:0] [1:0] [1:0] [1:0] | | | | De | eviceAddress[6:0] | | | | | EndPt[3:1] | | | |
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 2 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |
| DW6 | | | IN | T_IN | I_6[7 | :0] | | | | | NT_I | N_5[7 | :0] | INT_IN_4[7:0] | | | | | | | | IN | NT_IN_3[7:0] | | | | | | |
| DW4 | Sta | tus7[| 2:0] | Sta | tus6 | [2:0] | Sta | tus5[| 2:0] | Status | 4[2:0] | Sta | itus3 | [2:0] Status2[2:0] Status1[2:0] Status0[2:0] μSA[7 | | | | | | | | | [7:0] | 7:0] | | | | | |
| DW2 | | | | rese | erved | | | | | | | | D | ataSi | tartAd | ldress[15:0] | | | | | | | | μFrame[7:0] (full-spe low-speed) | | | | | |
| DW0 | [2] | [| 1] | MaxPacketLength[10:0] NrBytesToTransfer[14:0] (4 kB for full-speed and low-speed) | | | | | | | | | | [1] | | | | | | | | | | | | | | | |

©NXP B.V. 2008. All rights reserved. 79 of 110

| Table 78. | Start and comple | ete split for inter | rupt: bit | description |
|-----------|------------------|-------------------------------------------------------------------------------------------------|-----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Bit | Symbol | Access | Value | Description |
| DW7 | | | | |
| 63 to 40 | reserved | - | - | |
| 39 to 32 | INT_IN_7[7:0] | HW — writes | - | Bytes received during μ SOF7, if μ SA[7] is set to 1 and frame number is correct. The new value continuously overwrites the old value. |
| DW6 | | | | |
| 31 to 24 | INT_IN_6[7:0] | HW — writes | - | Bytes received during μ SOF6, if μ SA[6] is set to 1 and frame number is correct. The new value continuously overwrites the old value. |
| 23 to 16 | INT_IN_5[7:0] | HW — writes | - | Bytes received during μ SOF5, if μ SA[5] is set to 1 and frame number is correct. The new value continuously overwrites the old value. |
| 15 to 8 | INT_IN_4[7:0] | HW — writes | - | Bytes received during μ SOF4, if μ SA[4] is set to 1 and frame number is correct. The new value continuously overwrites the old value. |
| 7 to 0 | INT_IN_3[7:0] | HW — writes | - | Bytes received during μ SOF3, if μ SA[3] is set to 1 and frame number is correct. The new value continuously overwrites the old value. |
| DW5 | | | | |
| 63 to 56 | INT_IN_2[7:0] | HW — writes | - | Bytes received during μ SOF2 (bits 7 to 0), if μ SA[2] is set to 1 and frame number is correct. The new value continuously overwrites the old value. |
| 55 to 48 | INT_IN_1[7:0] | HW — writes | - | Bytes received during μ SOF1, if μ SA[1] is set to 1 and frame number is correct. The new value continuously overwrites the old value. |
| 47 to 40 | INT_IN_0[7:0] | HW — writes | - | Bytes received during μ SOF0 if μ SA[0] is set to 1 and frame number is correct. The new value continuously overwrites the old value. |
| 39 to 32 | μSCS[7:0] | SW — writes $(0 \rightarrow 1)$ HW — writes $(1 \rightarrow 0)$ After processing | - | All bits can be set to one for every transfer. It specifies which μ SOF the complete split needs to be sent. Valid only for IN. Start split and complete split active bits, μ SA = 0000 0001, μ SCS = 0000 0100, will cause SS to execute in μ Frame0 and CS in μ Frame2. |
| DW4 | | | | |
| 31 to 29 | Status7[2:0] | HW — writes | - | Interrupt IN or OUT status of μSOF7 |
| 28 to 26 | Status6[2:0] | HW — writes | - | Interrupt IN or OUT status of µSOF6 |
| 25 to 23 | Status5[2:0] | HW — writes | - | Interrupt IN or OUT status of µSOF5 |
| 22 to 20 | Status4[2:0] | HW — writes | - | Interrupt IN or OUT status of µSOF4 |
| 19 to 17 | Status3[2:0] | HW — writes | - | Interrupt IN or OUT status of µSOF3 |
| 16 to 14 | Status2[2:0] | HW — writes | - | Interrupt IN or OUT status of µSOF2 |
| 13 to 11 | Status1[2:0] | HW — writes | - | Interrupt IN or OUT status of μ SOF1 |

Table 78. Start and complete split for interrupt: bit description

| Table 78. | Start and comple | ete split for inter | rupt: bit | descriptioncontinued |
|------------|------------------------------|-------------------------------------------------------------------------------------------------|-----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Bit | Symbol | Access | Value | Description |
| 10 to 8 | Status0[2:0] | HW — writes | - | Interrupt IN or OUT status of μSOF0 Bit 0 — Transaction error (IN and OUT) Bit 1 — Babble (IN token only) Bit 2 — Underrun (OUT token only) |
| 7 to 0 | μSA[7:0] | SW — writes $(0 \rightarrow 1)$ HW — writes $(1 \rightarrow 0)$ After processing | - | Specifies which μ SOF the start split needs to be placed. For OUT token : When the frame number of bits DW1[7:3] matches the frame number of the USB bus, these bits are checked for one before they are sent for the μ SOF. For IN token : Only μ SOF0, μ SOF1, μ SOF2 or μ SOF3 can be set to 1. Nothing can be set for μ SOF4 and above. |
| DW3 | | | | |
| 63 | A | SW — sets HW — resets | - | Active: Write the same value as that in V. |
| 62 | Н | HW — writes | - | Halt: The Halt bit is set when any microframe transfer status has a stalled or halted condition. |
| 61 | В | HW — writes | - | Babble : This bit corresponds to bit 1 of Status0 to Status7 for every microframe transfer status. |
| 60 | Х | HW — writes | - | Transaction Error : This bit corresponds to bit 0 of Status0 to Status7 for every microframe transfer status. |
| 59 | SC | SW — writes 0 | - | Start/Complete: |
| | | HW — updates | | 0 — Start split |
| | | | | 1 — Complete split |
| 58 | reserved | - | - | - |
| 57 | DT | HW — writes SW — writes | - | Data Toggle : For an interrupt transfer, set correct bit to start the PTD. |
| 56 to 55 | Cerr[1:0] | HW — writes SW — writes | - | Error Counter: This field corresponds to the Cerr[1:0] field in TD. 00 — The transaction will not retry. 11 — The transaction will retry three times. Hardware will decrement these values. |
| 54 to 44 | reserved | - | - | - |
| 43 to 32 | NrBytes Transferred[11:0] | HW — writes | - | Number of Bytes Transferred : This field indicates the number of bytes sent or received for this transaction. |
| DW2 | | | | |
| 31 to 24 | reserved | - | - | - |
| 23 to 8 | DataStart Address[15:0] | SW — writes | - | Data Start Address : This is the start address for data that will be sent or received on or from the USB bus. This is the internal memory address and not the CPU address. |
| 7 to 0 | μFrame[7:0] | SW — writes | - | Bits 7 to 3 is the polling rate in milliseconds. Polling rate is defined as $2^{(b-1)} \mu$ SOF; where b = 4 to 16. When b is 4, executed every millisecond. See <u>Table 79</u> . |
| DW1 | | | | |
| 63 to 57 | HubAddress [6:0] | SW — writes | - | Hub Address: This indicates the hub address. |
| ISP1760_4 | | | | © NXP B.V. 2008. All rights reserved |
| Product da | ta sheet | | Rev. 04 | 4 — 4 February 2008 81 of 110 |

Table 78 Start and complete split for interrupt: bit description continued

NXP Semiconductors

Embedded Hi-Speed USB host controller

| Table 78. | Start and comple | ete split for inte | rrupt: bit | t description continued |
|-----------|-----------------------------|--------------------------|------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Bit | Symbol | Access | Value | Description |
| 56 to 50 | PortNumber[6:0] | SW — writes | - | Port Number : This indicates the port number of the hub or embedded TT. |
| 49 to 48 | SE[1:0] | SW — writes | - | This depends on the endpoint type and direction. It is valid only for split transactions. <u>Table 80</u> applies to start split and complete split only. |
| 47 | reserved | - | - | - |
| 46 | S | SW — writes | - | This bit indicates whether a split transaction has to be executed: 0 — High-speed transaction 1 — Split transaction |
| 45 to 44 | EPType[1:0] | SW — writes | - | Transaction type: 11 — Interrupt |
| 43 to 42 | Token[1:0] | SW — writes | - | Token PID for this transaction: 00 — OUT 01 — IN |
| 41 to 35 | DeviceAddress [6:0] | SW — writes | - | Device Address : This is the USB address of the function containing the endpoint that is referred to by this buffer. |
| 34 to 32 | EndPt[3:1] | SW — writes | - | Endpoint : This is the USB address of the endpoint within the function. |
| DW0 | | | | |
| 31 | EndPt[0] | SW — writes | - | Endpoint : This is the USB address of the endpoint within the function. |
| 30 to 29 | reserved | - | - | - |
| 28 to 18 | MaxPacketLength [10:0] | SW — writes | - | Maximum Packet Length : This field indicates the maximum number of bytes that can be sent to or received from an endpoint in a single data packet. The maximum packet size for the full-speed and low-speed devices is 64 bytes as defined in <u>Ref. 1 "Universal</u> Serial Bus Specification Rev. 2.0". |
| 17 to 3 | NrBytesTo Transfer[14:0] | SW — writes | - | Number of Bytes to Transfer : This field indicates the number of bytes that can be transferred by this data structure. It is used to indicate the depth of the DATA field. The maximum total number of bytes for this transaction is 4 kB. |
| 2 to 1 | reserved | - | - | - |
| 0 | V | SW — sets HW — resets | - | 0 — This bit is deactivated when the entire PTD is executed, or when a fatal error is encountered. |
| | | | | 1 — Software updates to one when there is payload to be sent or received. The current PTD is active. |
| | Table | e 79. Microfra | me desc | ription |
| | b | | | Rate µFrame[7:3] |
| | 5 | | | 2 ms 0 0001 |
| | 6 | | | 4 ms 0 0010 or 0 0011 |

Table 78. Start and complete split for interrupt: bit description ...continued

| Table 79. Mic | croframe description | |
|---------------|----------------------|------------------|
| b | Rate | μFrame[7:3] |
| 5 | 2 ms | 0 0001 |
| 6 | 4 ms | 0 0010 or 0 0011 |
| 7 | 8 ms | 0 0100 or 0 0111 |
| 8 | 16 ms | 0 1000 or 0 1111 |
| 9 | 32 ms | 1 0000 or 1 1111 |
| | | |

ISP1760_4

Product data sheet

| Table 80. | SE description | | |
|-----------|----------------|---|------------|
| Interrupt | S | E | Remarks |
| I/O | 1 | 0 | low-speed |
| I/O | 0 | 0 | full-speed |
| | | | |

10. Power consumption

| Number of ports working | Icc |
|-------------------------------------------------------|--------|
| One port working (high-speed) | |
| $V_{CC} = 5.0 \text{ V}, V_{CC(I/O)} = 3.3 \text{ V}$ | 90 mA |
| $V_{CC} = 3.3 \text{ V}, V_{CC(I/O)} = 3.3 \text{ V}$ | 77 mA |
| $V_{CC} = 5.0 \text{ V}, V_{CC(I/O)} = 1.8 \text{ V}$ | 82 mA |
| $V_{CC} = 3.3 \text{ V}, V_{CC(I/O)} = 1.8 \text{ V}$ | 77 mA |
| Two ports working (high-speed) | |
| $V_{CC} = 5.0 \text{ V}, V_{CC(I/O)} = 3.3 \text{ V}$ | 110 mA |
| $V_{CC} = 3.3 \text{ V}, V_{CC(I/O)} = 3.3 \text{ V}$ | 97 mA |
| $V_{CC} = 5.0 \text{ V}, V_{CC(I/O)} = 1.8 \text{ V}$ | 102 mA |
| $V_{CC} = 3.3 \text{ V}, V_{CC(I/O)} = 1.8 \text{ V}$ | 97 mA |
| Three ports working (high-speed) | |
| $V_{CC} = 5.0 \text{ V}, V_{CC(I/O)} = 3.3 \text{ V}$ | 130 mA |
| $V_{CC} = 3.3 \text{ V}, V_{CC(I/O)} = 3.3 \text{ V}$ | 117 mA |
| $V_{CC} = 5.0 \text{ V}, V_{CC(I/O)} = 1.8 \text{ V}$ | 122 mA |
| $V_{CC} = 3.3 \text{ V}, V_{CC(I/O)} = 1.8 \text{ V}$ | 117 mA |

The idle operating current, I_{CC} , that is, when the ISP1760 is in operational mode, initialized and without any devices connected, is 70 mA. The additional current consumption on I_{CC} is below 1 mA per port in the case of full-speed and low-speed devices.

Deep-sleep suspend mode ensures the lowest power consumption when V_{CC} is always supplied to the ISP1760. The suspend current I_{CC(susp)} is typically about 150 μ A at room temperature. The suspend current may increase if the ambient temperature increases. For details, see Section 7.6.

In hybrid mode, when V_{CC} is disconnected, $I_{CC(I/O)}$ will generally be below 100 $\mu A.$ The average value is 60 μA to 70 $\mu A.$

Under the condition of constant read and write accesses occurring on the 32-bit data bus, the maximum $I_{CC(I/O)}$ drawn from $V_{CC(I/O)}$ is measured as 25 mA when the NXP ISP1760 evaluation board is connected to a BSQUARE PXA255 development platform. This current will vary depending on the platform because of the different access timing, the type of data patterns written on the data bus, and loading on the data bus.

11. Limiting values

Table 82. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol | Parameter | Conditions | Min | Max | Unit |
|----------------------|---------------------------------|--------------------------------------|-------|-------|------|
| V _{CC(I/O)} | input/output supply voltage | | -0.5 | +4.6 | V |
| V _{CC(5V0)} | supply voltage (5.0 V) | | -0.5 | +5.6 | V |
| l _{lu} | latch-up current | $V_I < 0 V \text{ or } V_I > V_{CC}$ | - | 100 | mA |
| V _{esd} | electrostatic discharge voltage | I _{LI} < 1 μA (all pins) | -4000 | +4000 | V |
| T _{stg} | storage temperature | | -40 | +125 | °C |

12. Recommended operating conditions

| Table 83. | 3. Recommended operating conditions | | | | | |
|-----------------------|-------------------------------------|--------------------------------------------------------|--------------|-----|------|------|
| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
| V _{CC(I/O)} | input/output supply voltage | $V_{CC(I/O)} = 3.3 V$ | 3.0 | 3.3 | 3.6 | V |
| | | $V_{CC(I/O)} = 1.8 V$ | 1.65 | 1.8 | 1.95 | V |
| V _{CC(5V0)} | supply voltage (5.0 V) | | 3.0 | - | 5.5 | V |
| T _{amb} | ambient temperature | | -40 | - | +85 | °C |
| I _{CC(susp)} | suspend supply current | $T_{amb} = 25 \ ^{\circ}C;$ $V_{CC(5V0)} = 3.3 \ V$ | <u>[1]</u> _ | 150 | - | μΑ |

[1] Deep-sleep suspend mode.

13. Static characteristics

Table 84. Static characteristics: digital pins

Digital pins: A[17:1], DATA[31:0], CS_N, RD_N, WR_N, DACK, DREQ, IRQ, RESET_N, SUSPEND/WAKEUP_N, CLKIN, OC1_N, OC2_N, OC3_N.

 $OC1_N$, $OC2_N$ and $OC3_N$ are used as digital overcurrent pins; $T_{amb} = -40 \degree C$ to +85 °C; unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------------|---------------------------|---------------------------------------|-------------------------|------|--------------------------|------|
| $V_{CC(I/O)} =$ | 1.65 V to 1.95 V | | | | | |
| V _{IH} | HIGH-level input voltage | | 1.2 | - | - | V |
| V _{IL} | LOW-level input voltage | | - | - | 0.5 | V |
| V _{hys} | hysteresis voltage | | 0.4 | - | 0.7 | V |
| V _{OL} | LOW-level output voltage | $I_{OL} = 3 \text{ mA}$ | - | - | 0.22V _{CC(I/O)} | V |
| V _{OH} | HIGH-level output voltage | | 0.8V _{CC(I/O)} | - | - | V |
| I _{LI} | input leakage current | $V_{I} = 0 V \text{ to } V_{CC(I/O)}$ | - | - | 1 | μΑ |
| C _{in} | input capacitance | | - | 2.75 | - | pF |
| V _{CC(I/O)} = | 3.0 V to 3.6 V | | | | | |
| V _{IH} | HIGH-level input voltage | | 2.0 | - | - | V |
| V _{IL} | LOW-level input voltage | | - | - | 0.8 | V |
| V _{hys} | hysteresis voltage | | 0.4 | - | 0.7 | V |
| V _{OL} | LOW-level output voltage | I _{OL} = 3 mA | - | - | 0.4 | V |
| V _{OH} | HIGH-level output voltage | | 2.4 | - | - | V |
| I _{LI} | input leakage current | $V_{I} = 0 V$ to $V_{CC(I/O)}$ | - | - | 1 | μΑ |
| C _{in} | input capacitance | | - | 2.75 | - | pF |

Table 85. Static characteristics: PSW1_N, PSW2_N, PSW3_N

 $V_{CC(I/O)} = 1.65 \text{ V to } 3.6 \text{ V}; T_{amb} = -40 \circ C \text{ to } +85 \circ C; \text{ unless otherwise specified.}$

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------|---------------------------|-------------------------------------------|-----|----------------------|-----|------|
| V _{OL} | LOW-level output voltage | I_{OL} = 8 mA; pull-up to $V_{CC(5V0)}$ | - | - | 0.4 | V |
| V _{OH} | HIGH-level output voltage | pull-up to $V_{CC(I/O)}$ | - | V _{CC(I/O)} | - | V |

Table 86. Static characteristics: USB interface block (pins DM1 to DM3 and DP1 to DP3)

 $V_{CC(I/O)} = 1.65$ V to 3.6 V; $T_{amb} = -40$ °C to +85 °C; unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------------------|-----------------------------------------------------------------------------------------|----------------------------|-----|-----|------|------|
| Input leve | els for high-speed | | | | | |
| V _{HSSQ} | high-speed squelch detection | squelch detected | - | - | 100 | mV |
| | threshold voltage (differential signal amplitude) | no squelch detected | 150 | - | - | mV |
| V _{HSDSC} | high-speed disconnect detection threshold voltage (differential signal amplitude) | disconnect detected | 625 | - | - | mV |
| | | disconnect not detected | - | - | 525 | mV |
| V _{HSCM} | high-speed data signaling common mode voltage range (guideline for receiver) | | -50 | - | +500 | mV |
| Output le | vels for high-speed | | | | | |
| V _{HSOI} | high-speed idle level | | -10 | - | +10 | mV |

Product data sheet

ISP1760_4

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---------------------|-------------------------------------------------|---------------------|-----------------------|-----|------|------|
| V _{HSOH} | high-speed data signaling HIGH-level voltage | | 360 | - | 440 | mV |
| V _{HSOL} | high-speed data signaling LOW-level voltage | | -10 | - | +10 | mV |
| V _{CHIRPJ} | Chirp J level (differential voltage) | | 700[1] | - | 1100 | mV |
| V _{CHIRPK} | Chirp K level (differential voltage) | | -900 <mark>[1]</mark> | - | -500 | mV |
| Input leve | els for full-speed and low-speed | | | | | |
| V _{IH} | HIGH-level input voltage | | 2.0 | - | - | V |
| V _{IHZ} | HIGH-level input voltage (floating) | | 2.7 | - | 3.6 | V |
| VIL | LOW-level input voltage | | - | - | 0.8 | V |
| V _{DI} | differential input sensitivity | $ V_{DP} - V_{DM} $ | 0.2 | - | - | V |
| V _{CM} | differential common mode voltage range | | 0.8 | - | 2.5 | V |
| Output le | vels for full-speed and low-speed | | | | | |
| V _{OH} | HIGH-level output voltage | | 2.8 | - | 3.6 | V |
| V _{OL} | LOW-level output voltage | | 0 | - | 0.3 | V |
| V _{OSE1} | SE1 output voltage | | 0.8 | - | - | V |
| V _{CRS} | output signal crossover voltage | | 1.3 | - | 2.0 | V |

Table 86. Static characteristics: USB interface block (pins DM1 to DM3 and DP1 to DP3) ... continued

V 165 V to 36 V.T. $-40 \,^{\circ}C$ to $+85 \,^{\circ}C$ unless otherwise specified

[1] The HS termination resistor is disabled, and the pull-up resistor is connected. Only during reset, when both the hub and the device are capable of the high-speed operation.

Table 87. Static characteristics: REF5V

 $V_{CC(I/O)}$ = 1.65 V to 3.6 V; T_{amb} = -40 °C to +85 °C; unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------|--------------------------|------------|-----|-----|-----|------|
| V _{IH} | HIGH-level input voltage | | - | 5 | - | V |

14. Dynamic characteristics

Table 88. Dynamic characteristics: system clock timing

 $V_{CC(I/O)} = 1.65$ V to 3.6 V; $T_{amb} = -40 \circ C$ to +85 $\circ C$; unless otherwise specified.

| Parameter | Conditions | Min | Тур | Max | Unit |
|--------------------------|--------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| cillator | | | | | |
| clock frequency | crystal ^[1] | [2] _ | 12 | - | MHz |
| | oscillator | - | 12 | - | MHz |
| lock input | | | | | |
| external clock jitter | | - | - | 500 | ps |
| clock duty cycle | | - | 50 | - | % |
| input voltage on pin XTA | L1 | - | V _{CC(I/O)} | - | V |
| rise time | | - | - | 3 | ns |
| fall time | | - | - | 3 | ns |
| | cillator clock frequency ock input external clock jitter clock duty cycle input voltage on pin XTA rise time | cillator clock frequency crystal[1] oscillator ock input external clock jitter clock duty cycle input voltage on pin XTAL1 rise time | cillator crystal[1] [2] - clock frequency crystal[1] oscillator - oscillator - - - ock input - - - ock duty cycle - - - input voltage on pin XTAL1 - - - rise time - - - | cillator crystal[1] 2 - 12 cock frequency oscillator - 12 oscillator - 12 ock input - 12 ock duty cycle - - clock duty cycle - 50 input voltage on pin XTAL1 - V _{CC(I/O)} rise time - - | cillator crystal[1] 2 - 12 - cock frequency oscillator - 12 - oscillator - 12 - ock input - - 500 external clock jitter - - 500 clock duty cycle - 50 - input voltage on pin XTAL1 - V _{CC(I/O)} - rise time - - 3 |

[1] Recommended values for external capacitors when using a crystal are 22 pF to 27 pF.

[2] Recommended accuracy of the clock frequency is 50 ppm for the crystal and oscillator. The oscillator used depends on V_{CC(I/O)}.

Table 89. Dynamic characteristics: CPU interface block

 $V_{CC(l/O)} = 1.65$ V to 3.6 V; $T_{amb} = -40 \degree C$ to +85 °C; unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------|-----------|---------------|-----|-----|-----|------|
| SR | slew rate | standard load | 1 | - | 4 | V/ns |

Table 90. Dynamic characteristics: high-speed source electrical characteristics

 $V_{CC(I/O)} = 1.65 \text{ V to } 3.6 \text{ V}; T_{amb} = -40 \degree C \text{ to } +85 \degree C; \text{ unless otherwise specified.}$

| 00(0) | | • | | | | | |
|---------------------|-----------------------------------------------------------------------------|--------------------------------------|------------|----------|-----|---------------------------------|--------|
| Symbol | Parameter | Conditions | | Min | Тур | Max | Unit |
| Driver cl | naracteristics | | | | | | |
| t _{HSR} | rise time (10 % to 90 %) | | | 500 | - | - | ps |
| t _{HSF} | fall time (10 % to 90 %) | | | 500 | - | - | ps |
| Z _{HSDRV} | driver output impedance (which also serves as high-speed termination) | includes the R _S resistor | <u>[1]</u> | 40.5 | 45 | 49.5 | Ω |
| Clock tin | ning | | | | | | |
| t _{HSDRAT} | high-speed data rate | | | 479.76 | - | 480.24 | Mbit/s |
| t _{HSFRAM} | microframe interval | | | 124.9375 | - | 125.0625 | μs |
| t _{HSRFI} | consecutive microframe interval difference | | | 1 | - | four high-speed bit times | ns |

[1] This also serves as a high-speed termination.


Embedded Hi-Speed USB host controller

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------------------|----------------------------------------------------------------------------------------|------------------------------------------------------|------|-----|-------|------|
| Driver ch | aracteristics | | | | | |
| t _{FR} | rise time | C_{L} = 50 pF; 10 % to 90 % of $ V_{OH} - V_{OL} $ | 4 | - | 20 | ns |
| t _{FF} | fall time | C_L = 50 pF; 90 % to 10 % of $ V_{OH} - V_{OL} $ | 4 | - | 20 | ns |
| t _{FRFM} | differential rise and fall time matching | | 90 | - | 111.1 | % |
| Z _{DRV} | driver output impedance | for driver that is not high-speed capable | 28 | - | 44 | Ω |
| Data timi | ng: see <mark>Figure 14</mark> | | | | | |
| t _{FDEOP} | source jitter for differential transition to SE0 transition | full-speed timing | -2 | - | +5 | ns |
| t _{FEOPT} | source SE0 interval of EOP | | 160 | - | 175 | ns |
| t _{FEOPR} | receiver SE0 interval of EOP | | 82 | - | - | ns |
| t _{LDEOP} | upstream facing port source jitter for differential transition to SE0 transition | low-speed timing | -40 | - | +100 | ns |
| t _{LEOPT} | source SE0 interval of EOP | | 1.25 | - | 1.5 | μs |
| t _{LEOPR} | receiver SE0 interval of EOP | | 670 | - | - | ns |
| t _{FST} | width of SE0 interval during differential transition | | - | - | 14 | ns |

Table 92. Dynamic characteristics: low-speed source electrical characteristics

 $V_{CC(I/O)} = 1.65 \text{ V to } 3.6 \text{ V}; T_{amb} = -40 \degree \text{C} \text{ to } +85 \degree \text{C}; \text{ unless otherwise specified.}$

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit | |
|------------------------|-----------------------------|------------|-----|-----|-----|------|--|
| Driver characteristics | | | | | | | |
| t _{LR} | transition time: rise time | | 75 | - | 300 | ns | |
| t _{LF} | transition time: fall time | | 75 | - | 300 | ns | |
| t _{LRFM} | rise and fall time matching | | 90 | - | 125 | % | |



ISP1760_4 Product data sheet

t

14.1 PIO timing

14.1.1 Register or memory write




Table 93. Register or memory write

 $T_{amb} = -40 \circ C$ to +85 $\circ C$; unless otherwise specified.

| Symbol | Parameter | Min | Мах | Unit | | | | |
|-------------------|-----------------------------------------|-----|-----|------|--|--|--|--|
| $V_{CC(I/O)} = $ | V _{CC(I/O)} = 1.65 V to 1.95 V | | | | | | | |
| t _{h11} | data hold after WR_N HIGH | 2 | - | ns | | | | |
| t _{h21} | CS_N hold after WR_N HIGH | 1 | - | ns | | | | |
| t _{h31} | address hold after WR_N HIGH | 2 | - | ns | | | | |
| t _{w11} | WR_N pulse width | 17 | - | ns | | | | |
| t _{su11} | data set-up time before WR_N HIGH | 5 | - | ns | | | | |
| t _{su21} | address set-up time before WR_N HIGH | 5 | - | ns | | | | |
| t _{su31} | CS_N set-up time before WR_N HIGH | 5 | - | ns | | | | |
| $V_{CC(I/O)} = 1$ | 3.3 V to 3.6 V | | | | | | | |
| t _{h11} | data hold after WR_N HIGH | 2 | - | ns | | | | |
| t _{h21} | CS_N hold after WR_N HIGH | 1 | - | ns | | | | |
| t _{h31} | address hold after WR_N HIGH | 2 | - | ns | | | | |
| t _{w11} | WR_N pulse width | 17 | - | ns | | | | |
| t _{su11} | data set-up time before WR_N HIGH | 5 | - | ns | | | | |
| t _{su21} | address set-up time before WR_N HIGH | 5 | - | ns | | | | |
| t _{su31} | CS_N set-up time before WR_N HIGH | 5 | - | ns | | | | |

Embedded Hi-Speed USB host controller

14.1.2 Register read





Table 94. Register read

 $T_{amb} = -40 \circ C$ to +85 $\circ C$; unless otherwise specified.

| Symbol | Parameter | Min | Max | Unit | | | |
|------------------------|-----------------------------------------|--------------------|-----|------|--|--|--|
| $V_{CC(I/O)} =$ | V _{CC(I/O)} = 1.65 V to 1.95 V | | | | | | |
| t _{su12} | address set-up time before RD_N LOW | 0 | - | ns | | | |
| t _{su22} | CS_N set-up time before RD_N LOW | 0 | - | ns | | | |
| t _{w12} | RD_N pulse width | > t _{d12} | - | ns | | | |
| t _{d12} | data valid time after RD_N LOW | - | 35 | ns | | | |
| t _{d22} | data valid time after RD_N HIGH | - | 1 | ns | | | |
| V _{CC(I/O)} = | 3.3 V to 3.6 V | | | | | | |
| t _{su12} | address set-up time before RD_N LOW | 0 | - | ns | | | |
| t _{su22} | CS_N set-up time before RD_N LOW | 0 | - | ns | | | |
| t _{w12} | RD_N pulse width | > t _{d12} | - | ns | | | |
| t _{d12} | data valid time after RD_N LOW | - | 22 | ns | | | |
| t _{d22} | data valid time after RD_N HIGH | - | 1 | ns | | | |

14.1.3 Register access



Embedded Hi-Speed USB host controller

Table 95. Register access

 $T_{amb} = -40 \circ C$ to +85 $\circ C$; unless otherwise specified.

| Symbol | Parameter | Min | Max | Unit |
|-------------------|----------------------------|---------------------|-----|------|
| t _{WHRL} | WR_N HIGH to RD_N LOW time | 25 <mark>[1]</mark> | - | ns |
| t _{RHRL} | RD_N HIGH to RD_N LOW time | 25 <mark>11</mark> | - | ns |
| t _{RHWL} | RD_N HIGH to WR_N LOW time | 25 | - | ns |
| t _{WHWL} | WR_N HIGH to WR_N LOW time | 25 <mark>[1]</mark> | - | ns |

[1] For EHCI operational registers, minimum value is 195 ns.

14.1.4 Memory read




Table 96. Memory read

 $T_{amb} = -40 \circ C$ to +85 $\circ C$; unless otherwise specified.

| Symbol | Parameter | Min | Max | Unit | | | | |
|------------------------|-----------------------------------------|-----|-----|------|--|--|--|--|
| V _{CC(I/O)} = | V _{CC(I/O)} = 1.65 V to 1.95 V | | | | | | | |
| t _{p13} | initial pre-fetch time | 90 | - | ns | | | | |
| T _{cy13} | memory RD_N cycle time | 40 | - | ns | | | | |
| t _{d13} | data valid time after RD_N LOW | - | 31 | ns | | | | |
| t _{d23} | data available time after RD_N HIGH | - | 1 | ns | | | | |
| t _{w13} | RD_N pulse width | 32 | - | ns | | | | |
| t _{su13} | CS_N set-up time before RD_N LOW | 0 | - | ns | | | | |
| t _{su23} | address set-up time before RD_N LOW | 0 | - | ns | | | | |
| V _{CC(I/O)} = | 3.3 V to 3.6 V | | | | | | | |
| t _{p13} | initial pre-fetch time | 90 | - | ns | | | | |
| T _{cy13} | memory RD_N cycle time | 36 | - | ns | | | | |
| t _{d13} | data valid time after RD_N LOW | - | 20 | ns | | | | |

ISP1760_4 Product data sheet

Embedded Hi-Speed USB host controller

Table 96. Memory read ...continued

 $T_{amb} = -40 \circ C$ to +85 $\circ C$; unless otherwise specified.

| Symbol | Parameter | Min | Max | Unit |
|-------------------|-------------------------------------|-----|-----|------|
| t _{d23} | data available time after RD_N HIGH | - | 1 | ns |
| t _{w13} | RD_N pulse width | 21 | - | ns |
| t _{su13} | CS_N set-up time before RD_N LOW | 0 | - | ns |
| t _{su23} | address set-up time before RD_N LOW | 0 | - | ns |
| | | | | |

14.2 DMA timing

In the following sections:

- Polarity of DACK is active HIGH
- Polarity of DREQ is active HIGH.

14.2.1 Single cycle: DMA read




Table 97. DMA read (single cycle)

 $T_{amb} = -40 \circ C$ to +85 $\circ C$; unless otherwise specified.

| Symbol | Parameter | Min | Max | Unit | | | |
|------------------|-----------------------------------------------|-------------|-----|------|--|--|--|
| $V_{CC(I/O)} =$ | V _{CC(I/O)} = 1.65 V to 1.95 V | | | | | | |
| t _{a14} | DACK assertion time after DREQ assertion | 0 | - | ns | | | |
| t _{a24} | RD_N assertion time after DACK assertion | 0 | - | ns | | | |
| t _{d14} | data valid time after RD_N assertion | - | 24 | ns | | | |
| t _{w14} | RD_N pulse width | $> t_{d14}$ | - | ns | | | |
| t _{a34} | DREQ de-assertion time after RD_N assertion | - | 29 | ns | | | |
| t _{a44} | DACK de-assertion to next DREQ assertion time | - | 56 | ns | | | |
| t _{h14} | data hold time after RD_N de-asserts | - | 5 | ns | | | |
| $V_{CC(I/O)} =$ | 3.3 V to 3.6 V | | | | | | |
| t _{a14} | DACK assertion time after DREQ assertion | 0 | - | ns | | | |
| t _{a24} | RD_N assertion time after DACK assertion | 0 | - | ns | | | |
| t _{d14} | data valid time after RD_N assertion | - | 20 | ns | | | |

ISP1760_4 Product data sheet

Table 97. DMA read (single cycle) ...continued

 $T_{amb} = -40 \circ C$ to +85 $\circ C$; unless otherwise specified.

| Symbol | Parameter | Min | Max | Unit |
|------------------|-----------------------------------------------|-------------|-----|------|
| t _{w14} | RD_N pulse width | $> t_{d14}$ | - | ns |
| t _{a34} | DREQ de-assertion time after RD_N assertion | - | 18 | ns |
| t _{a44} | DACK de-assertion to next DREQ assertion time | - | 56 | ns |
| t _{h14} | data hold time after RD_N de-asserts | - | 5 | ns |

14.2.2 Single cycle: DMA write





Table 98. DMA write (single cycle)

 $T_{amb} = -40 \circ C$ to +85 $\circ C$; unless otherwise specified.

| Symbol | Parameter | Min | Max | Unit |
|------------------------|-----------------------------------------------------------|-----|-----|------|
| V _{CC(I/O)} = | 1.65 V to 1.95 V | | | |
| t _{a15} | DACK assertion time after DREQ assertion | 0 | - | ns |
| t _{a25} | WR_N assertion time after DACK assertion | 1 | - | ns |
| t _{h15} | data hold time after WR_N de-assertion | 3 | - | ns |
| t _{h25} | DACK hold time after WR_N de-assertion | 0 | - | ns |
| t _{su15} | data set-up time before WR_N de-assertion | 5.5 | - | ns |
| t _{a35} | DREQ de-assertion time after WR_N assertion | - | 28 | ns |
| t _{cy15} | last DACK strobe de-assertion to next DREQ assertion time | - | 82 | ns |
| t _{w15} | WR_N pulse width | 22 | - | ns |
| V _{CC(I/O)} = | 3.3 V to 3.6 V | | | |
| t _{a15} | DACK assertion time after DREQ assertion | 0 | - | ns |
| t _{a25} | WR_N assertion time after DACK assertion | 1 | - | ns |
| t _{h15} | data hold time after WR_N de-assertion | 2 | - | ns |
| t _{h25} | DACK hold time after WR_N de-assertion | 0 | - | ns |
| t _{su15} | data set-up time before WR_N de-assertion | 5.5 | - | ns |
| t _{a35} | DREQ de-assertion time after WR_N assertion | - | 16 | ns |
| t _{cy15} | last DACK strobe de-assertion to next DREQ assertion time | - | 82 | ns |
| t _{w15} | WR_N pulse width | 22 | - | ns |

ISP1760_4 Product data sheet

Embedded Hi-Speed USB host controller



14.2.3 Multi-cycle: DMA read

Table 99. DMA read (multi-cycle burst)

 $T_{amb} = -40 \circ C$ to +85 $\circ C$; unless otherwise specified.

| Symbol | Parameter | Min | Max | Unit |
|------------------------|-----------------------------------------------------------|-----|-----|------|
| V _{CC(I/O)} = | 1.65 V to 1.95 V | | | |
| t _{a16} | DACK assertion after DREQ assertion time | 0 | - | ns |
| t _{a26} | RD_N assertion after DACK assertion time | 0 | - | ns |
| t _{d16} | data valid time after RD_N assertion | - | 31 | ns |
| t _{w16} | RD_N pulse width | 38 | - | ns |
| T _{cy16} | read-to-read cycle time | 46 | - | ns |
| t _{a36} | DREQ de-assertion time after last burst RD_N de-assertion | - | 30 | ns |
| t _{a46} | DACK de-assertion to next DREQ assertion time | - | 82 | ns |
| t _{h16} | data hold time after RD_N de-asserts | - | 5 | ns |
| V _{CC(I/O)} = | 3.3 V to 3.6 V | | | |
| t _{a16} | DACK assertion after DREQ assertion time | 0 | - | ns |
| t _{a26} | RD_N assertion after DACK assertion time | 0 | - | ns |
| t _{d16} | data valid time after RD_N assertion | - | 16 | ns |
| t _{w16} | RD_N pulse width | 17 | - | ns |
| T _{cy16} | read-to-read cycle time | 38 | - | ns |
| t _{a36} | DREQ de-assertion time after last burst RD_N de-assertion | - | 20 | ns |
| t _{a46} | DACK de-assertion to next DREQ assertion time | - | 82 | ns |
| t _{h16} | data hold time after RD_N de-asserts | - | 5 | ns |

Embedded Hi-Speed USB host controller

14.2.4 Multi-cycle: DMA write




Table 100. DMA write (multi-cycle burst)

 $T_{amb} = -40 \circ C$ to +85 $\circ C$; unless otherwise specified.

| Symbol | Parameter | Min | Max | Unit |
|------------------------|--------------------------------------------------------|-----|-----|------|
| $V_{CC(IIO)} =$ | 1.65 V to 1.95 V | | | |
| T _{cy17} | DMA write cycle time | 51 | - | ns |
| t _{su17} | data set-up time before WR_N de-assertion | 5 | - | ns |
| t _{h17} | data hold time after WR_N de-assertion | 2 | - | ns |
| t _{a17} | DACK assertion time after DREQ assertion | 0 | - | ns |
| t _{a27} | WR_N assertion time after DACK assertion | 2 | - | ns |
| t _{a37} | DREQ de-assertion time at last strobe (WR_N) assertion | - | 28 | ns |
| t _{h27} | DACK hold time after WR_N de-assertion | 0 | - | ns |
| t _{a47} | strobe de-assertion to next strobe assertion time | 34 | - | ns |
| t _{w17} | WR_N pulse width | 17 | - | ns |
| t _{a57} | DACK de-assertion to next DREQ assertion time | - | 82 | ns |
| V _{CC(I/O)} = | 3.3 V to 3.6 V | | | |
| T _{cy17} | DMA write cycle time | 51 | - | ns |
| t _{su17} | data set-up time before WR_N de-assertion | 5 | - | ns |
| t _{h17} | data hold time after WR_N de-assertion | 2 | - | ns |
| t _{a17} | DACK assertion time after DREQ assertion | 0 | - | ns |
| t _{a27} | WR_N assertion time after DACK assertion | 1 | - | ns |
| t _{a37} | DREQ de-assertion time at last strobe (WR_N) assertion | - | 16 | ns |
| t _{h27} | DACK hold time after WR_N de-assertion | 0 | - | ns |
| t _{a47} | strobe de-assertion to next strobe assertion time | 34 | - | ns |
| t _{w17} | WR_N pulse width | 17 | - | ns |
| t _{a57} | DACK de-assertion to next DREQ assertion time | - | 82 | ns |

Embedded Hi-Speed USB host controller

15. Package outline




Fig 23. Package outline SOT425-1 (LQFP128)

Embedded Hi-Speed USB host controller




Fig 24. Package outline SOT857-1 (TFBGA128)

ISP1760_4

Product data sheet

16. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

16.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

16.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- · The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

16.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

16.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 25</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 101 and 102

Table 101. SnPb eutectic process (from J-STD-020C)

| Package thickness (mm) | Package reflow temperature (°C) | | |
|------------------------|---------------------------------|-------|--|
| | Volume (mm ³) | | |
| | < 350 | ≥ 350 | |
| < 2.5 | 235 | 220 | |
| ≥ 2.5 | 220 | 220 | |


Table 102. Lead-free process (from J-STD-020C)

| Package thickness (mm) | Package reflow temperature (°C) | | | |
|------------------------|---------------------------------|-------------|--------|--|
| | Volume (mm ³) | | | |
| | < 350 | 350 to 2000 | > 2000 | |
| < 1.6 | 260 | 260 | 260 | |
| 1.6 to 2.5 | 260 | 250 | 245 | |
| > 2.5 | 250 | 245 | 245 | |

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 25.

Embedded Hi-Speed USB host controller



For further information on temperature profiles, refer to Application Note *AN10365 "Surface mount reflow soldering description"*.

17. Soldering of through-hole mount packages

17.1 Introduction to soldering through-hole mount packages

This text gives a very brief insight into wave, dip and manual soldering.

Wave soldering is the preferred method for mounting of through-hole mount IC packages on a printed-circuit board.

17.2 Soldering by dipping or by solder wave

Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing. Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ($T_{stg(max)}$). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

17.3 Manual soldering

Apply the soldering iron (24 V or less) to the lead(s) of the package, either below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 $^{\circ}$ C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 $^{\circ}$ C and 400 $^{\circ}$ C, contact may be up to 5 seconds.

17.4 Package related soldering information

Table 103. Suitability of through-hole mount IC packages for dipping and wave soldering

| Package | Soldering method | | |
|---------------------------------|------------------|-------------------------|--|
| | Dipping | Wave | |
| CPGA, HCPGA | - | suitable | |
| DBS, DIP, HDIP, RDBS, SDIP, SIL | suitable | suitable ^[1] | |
| PMFP ^[2] | - | not suitable | |

[1] For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board.

[2] For PMFP packages hot bar soldering or manual soldering is suitable.

18. Abbreviations

| Table 104. Abbre | eviations |
|------------------|-----------------------------------------|
| Acronym | Description |
| ACK | Acknowledgment |
| ASIC | Application-Specific Integrated Circuit |
| ATL | Asynchronous Transfer List |
| ATX | Analog Transceiver |
| CS | Complete Split |
| DMA | Direct Memory Access |
| DW | Double Word |
| EHCI | Enhanced Host Controller Interface |
| EMI | ElectroMagnetic Interference |
| EOP | End-Of-Packet |
| EOT | End-Of-Transfer |
| ESD | ElectroStatic Discharge |
| ESR | Effective Series Resistance |
| FIFO | First In, First Out |
| FLS | Frame List Size |
| FS | Full-Speed |
| GPIO | General-Purpose Input/Output |
| HC | Host Controller |
| HNP | Host Negotiation Protocol |
| HS | High-Speed |
| iTD | isochronous Transfer Descriptor |
| INT | Interrupt |
| ISO | Isochronous |
| ISR | Interrupt Service Routine |
| ITL | Isochronous (ISO) Transfer List |
| LS | Low-Speed |
| NAK | Not Acknowledged |
| NYET | Not Yet |

ISP1760_4 Product data sheet

| Table 104. Abbr | eviationscontinued |
|-----------------|--------------------------------------------|
| Acronym | Description |
| OC | Overcurrent |
| OHCI | Open Host Controller Interface |
| PCI | Peripheral Component Interconnect |
| PDA | Personal Digital Assistant |
| PID | Packer Identifier |
| PIO | Programmed Input/Output |
| PLL | Phase-Locked Loop |
| PMOS | Positive-channel Metal-Oxide Semiconductor |
| POR | Power-On Reset |
| PORP | Power-On Reset Pulse |
| PTD | Philips Transfer Descriptor |
| RISC | Reduced Instruction Set Computer |
| SE0 | Single Ended 0 |
| SE1 | Single Ended 1 |
| siTD | split isochronous Transfer Descriptor |
| SOF | Start-Of-Frame |
| SRP | Session Request Protocol |
| SS | Start Split |
| TT | Transaction Translator |
| UHCI | Universal Host Controller Interface |
| USB | Universal Serial Bus |
| | |

19. References

- [1] Universal Serial Bus Specification Rev. 2.0
- [2] Enhanced Host Controller Interface Specification for Universal Serial Bus Rev. 1.0
- [3] Embedded Systems Design with the ISP176x (AN10043)
- [4] ISP176x Linux Programming Gui13de (AN10042)
- [5] Interfacing the ISP176x to the Intel PXA25x processor (AN10037)

20. Revision history

| Table 105. Revisio | on history | | | |
|-------------------------------|------------------------------------------|------------------------------|---------------------------------|----------------------------|
| Document ID | Release date | Data sheet status | Change notice | Supersedes |
| ISP1760_4 | 20080204 | Product data sheet | - | ISP1760_3 |
| Modifications: | • Section 7.3 "Access paragraph. | sing the ISP1760 host contro | oller memory: PIO and | DMA": updated the second |
| | • Table 52 "Power Do bits 12 and 11. | wn Control register (addres | s 0354h) bit description | ": updated description for |
| | Table 82 "Limiting v | alues": updated the conditio | ns column of V _{esd} . | |
| | Section 19 "Reference | nces": Removed On-The-Go | Supplement to the US | B Specification Rev. 1.2. |
| ISP1760_3 | 20070302 | Product data sheet | - | ISP1760_2 |
| ISP1760_2 (9397 750 15189) | 20051025 | Product data sheet | - | ISP1760_1 |
| ISP1760_1 (9397 750 13257) | 20041108 | Product data sheet | - | - |

21. Legal information

21.1 Data sheet status

| Document status[1][2] | Product status ^[3] | Definition |
|--------------------------------|-------------------------------|---------------------------------------------------------------------------------------|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

21.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

21.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nxp.com/profile/terms</u>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

21.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

22. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

ISP1760_4 Product data sheet

Embedded Hi-Speed USB host controller

23. Tables

| Table 1. | Ordering information |
|-----------|--------------------------------------------|
| Table 2. | Pin description6 |
| Table 3. | Port connection scenarios15 |
| Table 4. | Memory address17 |
| Table 5. | Using the IRQ Mask AND or IRQ Mask OR |
| | registers |
| Table 6. | Hybrid mode |
| Table 7. | Pin status in hybrid mode |
| Table 8. | Register overview |
| Table 9. | CAPLENGTH - Capability Length register |
| | (address 0000h) bit description |
| Table 10. | HCIVERSION - Host Controller Interface |
| | Version Number register (address 0002h) |
| | bit description |
| Table 11. | HCSPARAMS - Host Controller Structural |
| | Parameters register (address 0004h) bit |
| | allocation |
| Table 12. | HCSPARAMS - Host Controller Structural |
| | Parameters register (address 0004h) bit |
| | description |
| Table 13. | HCCPARAMS - Host Controller Capability |
| | Parameters register (address 0008h) bit |
| | allocation |
| Table 14. | HCCPARAMS - Host Controller Capability |
| | Parameters register (address 0008h) bit |
| | description |
| Table 15. | USBCMD - USB Command register |
| | (address 0020h) bit allocation |
| Table 16. | USBCMD - USB Command register |
| | (address 0020h) bit description |
| Table 17. | USBSTS - USB Status register |
| | (address 0024h) bit allocation |
| Table 18. | USBSTS - USB Status register |
| | (address 0024h) bit description |
| Table 19. | FRINDEX - Frame Index register |
| | (address: 002Ch) bit allocation |
| Table 20. | FRINDEX - Frame Index register |
| | (address: 002Ch) bit description |
| Table 21. | CONFIGFLAG - Configure Flag register |
| | (address 0060h) bit allocation |
| Table 22. | |
| | (address 0060h) bit description |
| Table 23. | PORTSC1 - Port Status and Control 1 |
| | register (address 0064h) bit allocation |
| Table 24. | PORTSC1 - Port Status and Control 1 |
| | register (address 0064h) bit description37 |
| Table 25. | ISO PTD Done Map register |
| | (address 0130h) bit description |
| Table 26. | ISO PTD Skip Map register |
| | (address 0134h) bit description |
| Table 27. | ISO PTD Last PTD register |
| | (address 0138h) bit description |
| Table 28. | INT PTD Done Map register |
| | (address 0140h) bit description |
| Table 29. | INT PTD Skip Map register |
| | (address 0144h) bit description |
| | |
| ISP1760_4 | |

| Table 00 | |
|-----------|-------------------------------------------------------------------------|
| Table 30. | INT PTD Last PTD register (address 0148h) bit description |
| Table 31. | ATL PTD Done Map register |
| | (address 0150h) bit description |
| Table 32. | ATL PTD Skip Map register |
| Table 33. | (address 0154h) bit description |
| Table 55. | (address 0158h) bit description |
| Table 34. | HW Mode Control - Hardware Mode |
| | Control register (address 0300h) |
| T | bit allocation |
| Table 35. | HW Mode Control - Hardware Mode Control register (address 0300h) bit |
| | description |
| Table 36. | Chip ID - Chip Identifier register |
| | (address 0304h) bit description42 |
| Table 37. | Scratch register (address 0308h) bit |
| Table 38. | description |
| Table 50. | (address 030Ch) bit allocation |
| Table 39. | |
| | (address 030Ch) bit description43 |
| Table 40. | DMA Configuration register |
| Table 41. | (address 0330h) bit allocation |
| | (address 0330h) bit description |
| Table 42. | Buffer Status register (address 0334h) |
| | bit allocation |
| Table 43. | |
| Table 44. | bit description |
| | bit description |
| Table 45. | Memory register (address 033Ch) bit |
| | allocation |
| Table 46. | Memory register (address 033Ch) bit |
| Table 47. | description |
| | (address 0340h) bit allocation |
| Table 48. | Edge Interrupt Count register |
| | (address 0340h) bit description47 |
| Table 49. | DMA Start Address register |
| Table 50. | (address 0344h) bit allocation |
| | (address 0344h) bit description |
| Table 51. | Power Down Control register |
| | (address 0354h) bit allocation48 |
| Table 52. | |
| Table 53. | (address 0354h) bit description |
| Table 55. | bit allocation |
| Table 54. | Port 1 Control register (address 0374h) |
| | bit description |
| Table 55. | Interrupt register (address 0310h) |
| Table 56. | bit allocation |
| 10510 00. | bit description |

© NXP B.V. 2008. All rights reserved.

Embedded Hi-Speed USB host controller

| Table 57. | Interrupt Enable register (address 0314h) bit allocation |
|-----------------|----------------------------------------------------------|
| Table 58. | |
| | bit description |
| Table 59. | • |
| | bit description |
| Table 60. | INT IRQ Mask OR register (address 031Ch) |
| | bit description |
| Table 61. | • |
| | bit description |
| Table 62. | ISO IRQ Mask AND register (address 0324h) |
| | bit description |
| Table 63. | INT IRQ Mask AND register (address 0328h) |
| | bit description |
| Table 64. | ATL IRQ Mask AND register (address 032Ch) |
| | bit description |
| Table 65. | High-speed bulk IN and OUT: |
| | bit allocation |
| Table 66. | High-speed bulk IN and OUT: |
| | bit description60 |
| Table 67. | High-speed isochronous IN and OUT: |
| T 1 1 00 | bit allocation |
| Table 68. | High-speed isochronous IN and OUT: |
| Table 69. | bit description |
| Table 09. | bit allocation |
| Table 70. | High-speed interrupt IN and OUT: |
| | bit description |
| Table 71. | • |
| Table 72. | |
| | bit allocation |
| Table 73. | |
| | bit description |
| | SE description74 |
| Table 75. | |
| | bit allocation75 |
| Table 76. | |
| | bit description |
| Table 77. | |
| T.I.I. 70 | bit allocation |
| Table 78. | |
| Table 70 | bit description |
| | SE description |
| Table 80. | Power consumption |
| Table 81. | Limiting values |
| Table 83. | |
| Table 84. | |
| Table 85. | |
| | PSW1_N, PSW2_N, PSW3_N |
| Table 86. | Static characteristics: USB interface block |
| | (pins DM1 to DM3 and DP1 to DP3) |
| Table 87. | |
| Table 88. | |
| | timing |
| Table 89. | Dynamic characteristics: CPU interface |
| | block |
| Table 90. | Dynamic characteristics: high-speed |
| | |
| ISP1760_4 | |

| | source electrical characteristics |
|-----------|--------------------------------------------------|
| Table 91. | Dynamic characteristics: full-speed source |
| | electrical characteristics |
| Table 92. | Dynamic characteristics: low-speed |
| | source electrical characteristics |
| Table 93. | Register or memory write90 |
| | Register read |
| Table 95. | Register access |
| | Memory read |
| | DMA read (single cycle)93 |
| | DMA write (single cycle)94 |
| | DMA read (multi-cycle burst)95 |
| Table 100 | .DMA write (multi-cycle burst) |
| | .SnPb eutectic process (from J-STD-020C)100 |
| | Lead-free process (from J-STD-020C)100 |
| Table 103 | Suitability of through-hole mount |
| | IC packages for dipping and wave soldering . 102 |
| Table 104 | Abbreviations |
| Table 105 | Revision history104 |
| | |

Product data sheet

Embedded Hi-Speed USB host controller

24. Figures

| Fig 1. | Block diagram4 |
|---------|------------------------------------------------|
| Fig 2. | Pin configuration (LQFP128); top view5 |
| Fig 3. | Pin configuration (TFBGA128); top view5 |
| Fig 4. | Internal hub14 |
| Fig 5. | ISP1760 clock scheme |
| Fig 6. | Memory segmentation and access block |
| | diagram |
| Fig 7. | Adjusting analog overcurrent detection limit |
| | (optional) |
| Fig 8. | ISP1760 power supply connection |
| Fig 9. | Most commonly used power supply connection .26 |
| Fig 10. | Hybrid mode |
| Fig 11. | Internal power-on reset timing |
| Fig 12. | Clock with respect to the external |
| | power-on reset |
| Fig 13. | NextPTD traversal rule |
| Fig 14. | USB source differential data-to-EOP |
| | transition skew and EOP width |
| Fig 15. | Register or memory write |
| Fig 16. | Register read |
| Fig 17. | Register access |
| Fig 18. | Memory read |
| Fig 19. | DMA read (single cycle) |
| Fig 20. | DMA write (single cycle) |
| Fig 21. | DMA read (multi-cycle burst)95 |
| Fig 22. | DMA write (multi-cycle burst) |
| Fig 23. | Package outline SOT425-1 (LQFP128) |
| Fig 24. | Package outline SOT857-1 (TFBGA128)98 |
| Fig 25. | Temperature profiles for large and small |
| | components |

Embedded Hi-Speed USB host controller

25. Contents

| 1 | General description 1 | l 8.3 |
|------------------|------------------------------------------------------------------|---------------------|
| 2 | Features 1 | |
| 3 | Applications | <u>8.3.</u> |
| 3.1 | Examples of a multitude of possible | 8.3. |
| | applications | 8.3. |
| 4 | Ordering information | 8 .3. |
| 5 | Block diagram | 0.5. |
| 6 | Pinning information | |
| 6 .1 | Pinning | |
| 6.2 | Pin description | |
| - | | |
| 7 | Functional description 13 | 8.3. |
| 7.1 | ISP1760 internal architecture: advanced | Q / |
| 7 4 4 | NXP slave host controller and hub | 3 Q / |
| 7.1.1 | Internal clock scheme and port selection 14 | + Q / |
| 7.2 7.2.1 | Host controller buffer memory block 15 General considerations | Q / |
| 7.2.1 | General considerations | 8.4. |
| 1.2.2 | | 8.4. |
| 7.3 | memory | 8.4. |
| 1.5 | memory: PIO and DMA | 8.4. |
| 7.3.1 | PIO mode access, memory read cycle 18 | <u>Q</u> / |
| 7.3.2 | PIO mode access, memory write cycle 19 | · • |
| 7.3.3 | PIO mode access, register read cycle 19 | |
| 7.3.4 | PIO mode access, register write cycle 19 | |
| 7.3.5 | DMA mode, read and write operations 19 | · · · |
| 7.4 | Interrupts | |
| 7.5 | Phase-Locked Loop (PLL) clock multiplier 23 | |
| 7.6 | Power management | |
| 7.7 | Overcurrent detection | 5 10 |
| 7.8 | Power supply 26 | |
| 7.8.1 | Hybrid mode 26 | |
| 7.9 | Power-On Reset (POR) 27 | 7 12 |
| 8 | Registers | 3 13 |
| 8.1 | EHCI capability registers 30 |) 14 |
| 8.1.1 | CAPLENGTH register |) 14.1 |
| 8.1.2 | HCIVERSION register 30 | 5 14.1 |
| 8.1.3 | HCSPARAMS register |) 14.1 |
| 8.1.4 | HCCPARAMS register 31 | 1 ^{14.1} |
| 8.2 | EHCI operational registers 32 | 2 14.1 |
| 8.2.1 | USBCMD register 32 | 2 14.2 |
| 8.2.2 | USBSTS register 33 | 3 14.2 |
| 8.2.3 | USBINTR register | 4 14.2 1 14.2 |
| 8.2.4 | FRINDEX register 34 | $\frac{14.2}{14.2}$ |
| 8.2.5 | CONFIGFLAG register 38 |) |
| 8.2.6 | PORTSC1 register 36 | |
| 8.2.7 | ISO PTD Done Map register | _ |
| 8.2.8 | ISO PTD Skip Map register 37 | |
| 8.2.9 | ISO PTD Last PTD register | - |
| 8.2.10 | INT PTD Done Map register | |
| 8.2.11 | INT PTD Skip Map register | • · |
| 8.2.12 | INT PTD Last PTD register | |
| 8.2.13 | ATL PTD Done Map register | 17.1 |
| 8.2.14 8.2.15 | ATL PTD Skip Map register | ` |
| 0.2.10 | 11 | J 17.2 |
| | | |

| 8.3 | Configuration registers | 40 |
|--------|------------------------------------------|-----|
| 8.3.1 | HW Mode Control register | |
| 8.3.2 | Chip ID register | |
| 8.3.3 | Scratch register | |
| 8.3.4 | SW Reset register | |
| 8.3.5 | DMA Configuration register | |
| 8.3.6 | Buffer Status register | |
| 8.3.7 | ATL Done Timeout register | 45 |
| 8.3.8 | Memory register | |
| 8.3.9 | Edge Interrupt Count register | 46 |
| 8.3.10 | DMA Start Address register | 47 |
| 8.3.11 | Power Down Control register | 48 |
| 8.3.12 | Port 1 Control register | 50 |
| 8.4 | Interrupt registers | 51 |
| 8.4.1 | Interrupt register | 51 |
| 8.4.2 | Interrupt Enable register | 53 |
| 8.4.3 | ISO IRQ Mask OR register | |
| 8.4.4 | INT IRQ Mask OR register | 55 |
| 8.4.5 | ATL IRQ Mask OR register | |
| 8.4.6 | ISO IRQ Mask AND register | |
| 8.4.7 | INT IRQ Mask AND register | |
| 8.4.8 | ATL IRQ Mask AND register | |
| 9 | Philips Transfer Descriptor (PTD) | 56 |
| 9.1 | High-speed bulk IN and OUT | 59 |
| 9.2 | High-speed isochronous IN and OUT | 63 |
| 9.3 | High-speed interrupt IN and OUT | 67 |
| 9.4 | Start and complete split for bulk | 71 |
| 9.5 | Start and complete split for isochronous | |
| 9.6 | Start and complete split for interrupt | 79 |
| 10 | Power consumption | 84 |
| 11 | Limiting values | 85 |
| 12 | Recommended operating conditions | 85 |
| 13 | Static characteristics | 86 |
| 14 | Dynamic characteristics | 88 |
| 14.1 | PIO timing | |
| 14.1.1 | Register or memory write | |
| 14.1.2 | Register read | |
| 14.1.3 | Register access | |
| 14.1.4 | Memory read | |
| 14.2 | DMA timing | |
| 14.2.1 | Single cycle: DMA read | |
| 14.2.2 | Single cycle: DMA write | 94 |
| 14.2.3 | Multi-cycle: DMA read | 95 |
| 14.2.4 | Multi-cycle: DMA write | 96 |
| 15 | Package outline | 97 |
| 16 | Soldering of SMD packages | 99 |
| 16.1 | Introduction to soldering. | |
| 16.2 | Wave and reflow soldering | |
| 16.3 | Wave soldering. | 99 |
| 16.4 | Reflow soldering. | 100 |
| 17 | Soldering of through-hole mount packages | 101 |
| 17.1 | Introduction to soldering through-hole | 101 |
| 17.1 | mount packages | 101 |
| 17.2 | Soldering by dipping or by solder wave | 101 |
| | concorring by appring of by soluce wave | 101 |

ISP1760_4

Product data sheet

© NXP B.V. 2008. All rights reserved.

Embedded Hi-Speed USB host controller

| 17.3 | Manual soldering 101 |
|------|-------------------------------------------|
| 17.4 | Package related soldering information 102 |
| 18 | Abbreviations 102 |
| 19 | References 103 |
| 20 | Revision history 104 |
| 21 | Legal information 105 |
| 21.1 | Data sheet status 105 |
| 21.2 | Definitions 105 |
| 21.3 | Disclaimers |
| 21.4 | Trademarks 105 |
| 22 | Contact information 105 |
| 23 | Tables |
| 24 | Figures 108 |
| 25 | Contents 109 |



Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2008.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 4 February 2008 Document identifier: ISP1760_4