

# SYNCHRONOUS DRAM MODULE

#### Features

- 100-pin, dual in-line memory module (DIMM)
- PC 100- and PC133-compliant
- 16MB (4 Meg x 32), 32MB (8 Meg x 32), 64MB (16 Meg x 32), and 128MB (32 Meg x 32)
- Utilizes 125 MHz and 133 MHz SDRAM components
- Single +3.3V power supply
- Fully synchronous; all signals registered on positive edge of system clock
- Internal pipelined operation; column address can be changed every clock cycle
- · Internal banks for hiding row access/precharge
- Programmable burst lengths: 1, 2, 4, 8, or full page
- Auto Precharge and Auto Refresh Modes 16MB, 32MB, and 64MB modules; 64ms, 4,096-cycle refresh (15.625µs refresh interval); 128MB modules; 64ms, 8,192-cycle refresh (7.81µs refresh interval)
- LVTTL-compatible inputs and outputs
- Serial Presence-Detect (SPD)
- Gold edge contacts

## Table 1: Timing Parameters

CL = CAS (READ) Latency

SPEED CLOCK AC		ACCES	S TIME	SETUP	HOLD	
	FREQUENCY	CL = 2	CL = 3	TIME	TIME	
-75	133 MHz	5.4ns	5.4ns	1.5ns	0.8ns	
-8	125 MHz	6ns	6ns	2ns	1ns	
-10	100 MHz	9ns	7.5ns	2ns	1ns	


## Table 2:Address Table

#### MT2LSDT432U – 16MB MT4LSDT832UD – 32MB MT4LSDT1632UD – 64MB MT4LSDT3232UD – 128MB

For the latest data sheet, please refer to the Micron<sup>®</sup> Web site: www.micron.com/products/modules

## Figure 1: 100-Pin DIMM (MO-161)

#### Standard 1.00in. (25.40mm)



Ор	tions	Marking
• P	Package	-
1	00-pin DIMM (standard)	G
1	00-pin DIMM (lead-free)	Y
• 1	Timing (Cycle Timing)	
7	7.5ns (133 MHz)	-75
8	ons (125 MHz)	-8
1	0ns (100 MHz)	-10
• P	PCB	
S	tandard 1.00in. (25.40mm)	

MODULE DENSITY	16MB	32MB	64MB	128MB
Refresh Count	4K	4K	4K	8K
Device Banks	4 (BA0–BA1)	4 (BA0–BA1)	4 (BA0–BA1)	4 (BA0–BA1)
Device Configuration	64Mb (4 Meg x 16)	64Mb (4 Meg x 16)	128Mb (8 Meg x 16)	256Mb (16 Meg x 16)
Device Row Addressing	4K (A0–A11)	4K (A0–A11)	4K (A0–A11)	8K (A0–A12)
Device Column Addressing	256 (A0–A7)	256 (A0–A7)	512 (A0–A8)	512 (A0–A8)
Module Ranks	1 (SO#, S2#)	2 (SO#, S2#, S1#, S3#)	2 (SO#, S2#, S1#, S3#)	2 (SO#, S2#, S1#, S3#)

09005aef80948ad4 SD2\_4C4\_8\_16\_32x32UDG.fm - Rev. A 12/04 EN

1

©2004 Micron Technology, Inc. All rights reserved.



#### Table 3:Part Numbers

PART NUMBER <sup>1</sup>	DENSITY	CONFIGURATION	SYSTEM BUS SPEED
MT2LSDT432UG-75	16MB	4 Meg x 32	133 MHz
MT2LSDT432UY-75	16MB	4 Meg x 32	133 MHz
MT2LSDT432UG-8	16MB	4 Meg x 32	125 MHz
MT2LSDT432UY-8	16MB	4 Meg x 32	125 MHz
MT2LSDT432UG-10	16MB	4 Meg x 32	100 MHz
MT2LSDT432UY-10	16MB	4 Meg x 32	100 MHz
MT4LSDT832UDG-75	32MB	8 Meg x 32	133 MHz
MT4LSDT832UDY-75	32MB	8 Meg x 32	133 MHz
MT4LSDT832UDG-8	32MB	8 Meg x 32	125 MHz
MT4LSDT832UDY-8	32MB	8 Meg x 32	125 MHz
MT4LSDT832UDG-10	32MB	8 Meg x 32	100 MHz
MT4LSDT832UDY-10	32MB	8 Meg x 32	100 MHz
MT4LSDT1632UDG-75	64MB	16 Meg x 32	133 MHz
MT4LSDT1632UDY-75	64MB	16 Meg x 32	133 MHz
MT4LSDT1632UDG-8	64MB	16 Meg x 32	125 MHz
MT4LSDT1632UDY-8	64MB	16 Meg x 32	125 MHz
MT4LSDT1632UDG-10	64MB	16 Meg x 32	100 MHz
MT4LSDT1632UDY-10	64MB	16 Meg x 32	100 MHz
MT4LSDT3232UDG-75	128MB	32 Meg x 32	133 MHz
MT4LSDT3232UDY-75	128MB	32 Meg x 32	133 MHz
MT4LSDT3232UDG-8	128MB	32 Meg x 32	125 MHz
MT4LSDT3232UDY-8	128MB	32 Meg x 32	125 MHz
MT4LSDT3232UDG-10	128MB	32 Meg x 32	100 MHz
MT4LSDT3232UDY-10	128MB	32 Meg x 32	100 MHz

NOTE:

1. All part numbers end with a two-place code (not shown), designating component and PCB revisions. Consult factory for current revision codes. Example: MT2LSDT432UG-8B1.



#### **Pin Assignment** Table 4: (100-Pin DIMM Front)


PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL
1	Vss	13	A0	26	Vss	38	DQ16
2	DQ0	14	A2	27	CKE0	39	DQ17
3	DQ1	15	A4	28	WE#	40	DQ18
4	DQ2	16	A6	29	S0#	41	DQ19
5	DQ3	17	A8	30	S2#	42	Vdd
6	Vdd	18	A10	31	Vdd	43	DQ20
7	DQ4	19	BA1	32	NC	44	DQ21
8	DQ5	20	A12	33	NC	45	DQ22
9	DQ6	21	Vdd	34	NC	46	DQ23
10	DQ7	22	DNU	35	NC	47	Vss
11	DQMB0	23	RFU	36	Vss	48	SDA
12	Vss	24	RFU	37	DQMB2	49	SCL
		25	CK0			50	Vdd

#### **Pin Assignment** Table 5: (100-Pin DIMM Back)

PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL	PIN	SYMBOL
51	Vss	63	A1	76	Vss	88	DQ24
52	DQ8	64	A3	77	CKE1	89	DQ25
53	DQ9	65	A5	78	DNU	90	DQ26
54	DQ10	66	A7	79	S1#	91	DQ27
55	DQ11	67	A9	80	S3#	92	Vdd
56	Vdd	68	BA0	81	Vdd	93	DQ28
57	DQ12	69	A11	82	NC	94	DQ29
58	DQ13	70	NC	83	NC	95	DQ30
59	DQ14	71	Vdd	84	NC	96	DQ31
60	DQ15	72	RAS#	85	NC	97	Vss
61	DQMB1	73	CAS#	86	Vss	98	SA0
62	Vss	74	RFU	87	DQMB3	99	SA1
		75	CK1			100	SA2

## Figure 2: Module Layout

Front View





#### Table 6:Pin Descriptions


Pin numbers may not correlate with symbols; for more information refer to the Pin Assignment tables on page 3

	·		
PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
28, 72, 73	RAS#, CAS#, WE#	Input	Command Inputs: RAS#, CAS# and WE# (along with S#) define the command being entered.
25, 75	СКО, СК1	Input	Clock: CK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CK. CK also increments the internal burst counter and controls the output registers.
27,77	CKEO, CKE1	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CK signal. Deactivating the clock provides POWER-DOWN and SELF REFRESH operation (all banks idle), or CLOCK SUSPEND operation (burst access in progress). CKE is synchronous except after the device enters power-down and self refresh modes, where CKE becomes asynchronous until after exiting the same mode. The input buffers, including CK is disabled during power-down and self refresh modes, providing low standby power.
29, 30, 79, 80	SO#–S3#	Input	Chip Select: S# enables (registered LOW) and disablse (registered HIGH) the command decoder. All commands are masked when S# is registered HIGH. S# is considered part of the command code.
11, 37, 61, 87	DQMB0-DQMB3	Input	Input/Output Mask: DQMB is an input mask signal for write accesses and an output enable signal for read accesses. Input data is masked when DQMB is sampled HIGH during a WRITE cycle. The output buffers are placed in a High-Z state (after a two-clock latency) when DQMB is sampled HIGH during a READ cycle.
19, 68	BA0, BA1	Input	Bank Address: BA0 and BA1 define to which bank the ACTIVE, READ, WRITE or PRECHARGE command is being applied.
13-18, 63-67, 69–70	A0-A12	Input	Address Inputs: A0-A12 are sampled during the ACTIVE command (row-address A0-A12) and READ/WRITE command (column-address A0-A8, with A10 defining AUTO PRECHARGE) to select one location out of the memory array in the respective bank. A10 is sampled during a PRE-CHARGE command to determine if both banks are to be precharged (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE REGISTER command.
2–5, 7–10, 38–41, 43–46, 52–55, 57–60, 88–91, 93–96	DQ0-DQ31	Input/ Output	Data I/Os: Data bus.
6, 21, 31, 42, 50, 56, 71, 81, 92	Vdd	Supply	Power Supply: +3.3V ±0.3V.
1, 12, 26, 36, 47, 51, 62, 76, 86, 97	Vss	Supply	Ground.
48	SDA	Input/ Output	Serial Presence-Detect Data: SDA is a bidirectional pin used to transfer addresses and data into and data out of the presence-detect portion of the module.
49	SCL	Input	Serial Clock for Presence-Detect: SCL is used to synchronize the presence-detect data transfer to and from the module.
98-100	SA0-SA2	Input	Presence-Detect Address Inputs: These pins are used to configure the presence-detect device.
23, 24, 74	RFU	-	Reserved for Future Use: These pins should be left unconnected.
22, 78	DNU	-	Do Not Use: These pins are not connected on this module but are assigned pins on the compatible DRAM version.
32–35, 70, 82–85	NC	-	Not connected.
	· · ·		

09005aef80948ad4 SD2\_4C4\_8\_16\_32x32UDG.fm - Rev. A 12/04 EN



#### Figure 3: Functional Block Diagram - 16MB



NOTE:

- 1. All resistor values are 10Ω.
- 2. Per industry standard, Micron utilizes various component speed grades as Lead-free modules use the following SDRAM devices: referenced in the Module Part Numbering Guide at www.micron.com/ numberguide.


Standard modules use the following SDRAM devices: MT48LC8M16A2TG

MT48LC8M16A2P

Downloaded from Elcodis.com electronic components distributor



#### Figure 4: Functional Block Diagram – 32MB, 64MB, 128MB



Standard modules use the following SDRAM devices: MT48LC8M16A2TG (32MB); MT48LC16M16A2TG (64MB); MT48LC32M16A2TG (128MB)

Lead-free modules use the following SDRAM devices: MT48LC8M16A2P (32MB); MT48LC16M16A2TG (64MB); MT48LC32M16A2TG (128MB)

#### NOTE:

- 1. All resistor values are  $10\Omega$ .
- Per industry standard, Micron utilizes various component speed grades as referenced in the Module Part Numbering Guide at <u>www.micron.com/</u> <u>numberguide</u>.

09005aef80948ad4 SD2\_4C4\_8\_16\_32x32UDG.fm - Rev. A 12/04 EN

Downloaded from Elcodis.com electronic components distributor



#### General Description

The MT2LSDT432U, MT4LSDT832UD, MT4LSDT1632UD, and MT4LSDT3232UD are high-speed CMOS, dynamic random-access, 16MB, 32MB, 64MB, and 128MB memory modules organized in a x32 configuration. These modules use SDRAM devices which are internally configured as quad-bank DRAMs with a synchronous interface (all signals are registered on the positive edge of the clock signal CK).

Read and write accesses to the SDRAM module are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the device bank and row to be accessed. BA0, BA1 select the device bank; A0–A11 (16MB, 32MB, and 64MB) or A0–A12 (128MB). The address bits registered coincident with the READ or WRITE command (A0–A7 for 16MB and 32MB; A0–A8 for 64MB and 128MB) are used to select the starting device column location for the burst access.

These modules provide for programmable READ or WRITE burst lengths of 1, 2, 4, or 8 locations, or the full page, with a burst terminate option. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. These modules use an internal pipelined architecture to achieve high-speed operation. This architecture is compatible with the 2*n* rule of prefetch architectures, but it also allows the column address to be changed on every clock cycle to achieve a highspeed, fully random access. Precharging one device bank while accessing one of the other three device banks will hide the PRECHARGE cycles and provide seamless, high-speed, random access operation.

These modules are designed to operate in 3.3V, lowpower memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs, outputs, and clocks are LVTTL-compatible.

SDRAM modules offer substantial advances in DRAM operating performance, including the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal device banks in order to hide precharge time, and the capability to randomly change column addresses on each clock cycle during a burst access. For more information regarding SDRAM operation, refer to the 64Mb, 128Mb, or 256Mb SDRAM component data sheets.

#### **Serial Presence-Detect Operation**

These modules incorporate serial presence-detect (SPD). The SPD function is implemented using a 2,048-bit EEPROM. This nonvolatile storage device contains 256 bytes. The first 128 bytes can be programmed by Micron to identify the module type and various SDRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device (DIMM) occur via a standard I<sup>2</sup>C bus using the DIMM's SCL (clock) and SDA (data) signals. Write protect (WP) is tied to ground on the module, permanently disabling hardware write protect.

#### Initialization

SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. Once power is applied to VDD and the clock is stable (stable clock is defined as a signal cycling within timing constraints specified for the clock pin), the SDRAM requires a 100 $\mu$ s delay prior to issuing any command other than a COMMAND INHIBIT or NOP. Starting at some point during this 100 $\mu$ s period and continuing at least through the end of this period, COMMAND INHIBIT or NOP commands should be applied.

Once the 100µs delay has been satisfied with at least one COMMAND INHIBIT or NOP command having been applied, a PRECHARGE command should be applied. All device banks must then be precharged, thereby placing the device in the all banks idle state.

Once in the idle state, two AUTO REFRESH cycles must be performed. After the AUTO REFRESH cycles are complete, the SDRAM is ready for mode register programming. Because the mode register will power up in an unknown state, it should be loaded prior to applying any operational command.

#### Mode Register Definition

The mode register is used to define the specific mode of operation of the SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency, an operating mode and a write burst mode, as shown in Figure 5, Mode Register Definition Diagram, on page 8. The mode register is programmed via the LOAD MODE REGISTER command and will retain the stored information until it is programmed again or the device loses power.

. 09005aef80948ad4 SD2\_4C4\_8\_16\_32x32UDG.fm - Rev. A 12/04 EN



Mode register bits M0–M2 specify the burst length, M3 specifies the type of burst (sequential or interleaved), M4–M6 specify the CAS latency, M7 and M8 specify the operating mode, M9 specifies the write burst mode, and M10 and M11 are reserved for future use. For the 128MB module, address A12 (M12) is undefined but should be driven LOW during loading of the mode register.


The mode register must be loaded when all device banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

#### **Burst Length**

Read and write accesses to the SDRAM are burst oriented, with the burst length being programmable, as shown in Figure 5, Mode Register Definition Diagram. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 1, 2, 4, or 8 locations are available for both the sequential and the interleaved burst types, and a full-page burst is available for the sequential type. The full-page burst is used in conjunction with the BURST TERMINATE command to generate arbitrary burst lengths.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached, as shown in Table 7, Burst Definition, on page 9. The block is uniquely selected by A1–A*i* when the burst length is set to two; by A2–A*i* when the burst length is set to four; and by A3–A*i* when the burst length is set to eight. The remaining (least significant) address bit(s) is (are) used to select the starting location within the block See note 7 of Table 7, Burst Definition, on page 9 for values of A*i*. Full-page bursts wrap within the page if the boundary is reached, as shown in Table 7, Burst Definition, on page 9.






	STARTING			ORDER OF ACCESSES WITHIN A BURST				
BURST LENGTH	COLUMN ADDRESS		COLUMN TYPE =		TYPE = INTERLEAVED			
			<b>A</b> 0					
2			0	0-1	0-1			
			1	1-0	1-0			
		A1	<b>A</b> 0					
		0	0	0-1-2-3	0-1-2-3			
4		0	1	1-2-3-0	1-0-3-2			
		1	0	2-3-0-1	2-3-0-1			
		1	1	3-0-1-2	3-2-1-0			
	A2	A1	<b>A</b> 0					
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7			
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6			
8	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5			
0	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4			
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3			
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2			
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1			
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0			
Full Page (512)		= A0- ation		Cn, Cn+1, Cn+2, Cn+3, Cn+4, Cn-1, Cn	Not Supported			

#### Table 7: Burst Definition

NOTE:

- 1. For a burst length of two, A1–A*i* select the block-oftwo burst; A0 selects the starting column within the block.
- 2. For a burst length of four, A2–A*i* select the block-offour burst; A0-A1 select the starting column within the block.
- 3. For a burst length of eight, A3–A*i* select the block-ofeight burst; A0-A2 select the starting column within the block.
- 4. For a full-page burst, the full row is selected, and A0–A*i* select the starting column.
- 5. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.
- 6. For a burst length of one, A0–A*i* select the unique column to be accessed, and Mode Register bit M3 is ignored.
- 7. A*i* = A7 for 16MB and 32MB; A*i* = A8 for 64MB and 128MB

#### Figure 6: CAS Latency Diagram



#### CAS Latency

The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data. The latency can be set to two or three clocks.

If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available by clock edge n + m. The DQs will start driving as a result of the clock edge one cycle earlier (n + m - 1), and provided that the relevant access times are met, the data will be valid by clock edge n + m.

For example, assuming that the clock cycle time is such that all relevant access times are met, if a READ command is registered at T0 and the latency is programmed to two clocks, the DQ will start driving after T1 and the data will be valid by T2, as shown in Figure 6, CAS Latency Diagram.

Table 8, CAS Latency Table, indicates the operating frequencies at which each CAS latency setting can be used.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.



#### **Operating Mode**

The normal operating mode is selected by setting M7 and M8 to zero; the other combinations of values for M7 and M8 are reserved for future use and/or test modes. The programmed burst length applies to both READ and WRITE bursts.

#### Write Burst Mode

When M9 = 0, the burst length programmed via M0– M2 applies to both READ and WRITE bursts; when M9 = 1, the programmed burst length applies to READ bursts, but write accesses are single-location (nonburst) accesses. Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

#### Table 8: CAS Latency Table

	ALLOWABLE OPERATING CLOCK FREQUENCY (MHz)					
SPEED	CAS LATENCY = 2	CAS LATENCY = 3				
-75	≤ 100	≤ 133				
-8	≤ 100	≤ 133				
-10	≤ 100	≤ 100				

Downloaded from Elcodis.com electronic components distributor



#### Commands

Table 9, Commands and DQMB Operation Truth Table provides a general reference of available commands. For a more detailed description of commands and operations, refer to the 64Mb, 128Mb, or 256Mb SDRAM component data sheet.

#### Table 9: Commands and DQMB Operation Truth Table

CKE is HIGH for all commands shown except SELF REFRESH

NAME (FUNCTION)	S#	RAS#	CAS#	WE#	DQMB	ADDR	DQS	NOTES
COMMAND INHIBIT (NOP)	Н	Х	Х	Х	Х	Х	Х	
NO OPERATION (NOP)	L	Н	Н	Н	Х	Х	Х	
ACTIVE (Select bank and activate row)	L	L	Н	Н	Х	Bank/Row	Х	1
READ (Select bank and column, and start READ burst)	L	Н	L	Н	L/H <sup>7</sup>	Bank/Col	Х	2
WRITE (Select bank and column, and start WRITE burst)	L	Н	L	L	L/H <sup>7</sup>	Bank/Col	Valid	4
BURST TERMINATE	L	Н	Н	L	Х	Х	Active	
PRECHARGE (Deactivate row in bank or banks)	L	L	Н	L	Х	Code	Х	3
AUTO REFRESH or	L	L	L	Н	Х	Х	Х	4, 5
SELF REFRESH (Enter self refresh mode)								
LOAD MODE REGISTER	L	L	L	L	Х	Op-Code	Х	6
Write Enable/Output Enable	-	-	-	-	L	-	Active	7
Write Inhibit/Output High-Z	-	-	-	-	Н	-	High-Z	7

NOTE:

- 1. A0–A11(32MB) or A0–A12 (64MB, 128MB, and 128MB) provide row address and BA0 and BA1 determine which bank is made active.
- 2. A0–A8 (16MB and 32MB) or A0–A8 (64MB and 128MB) provide column address; A10 HIGH enables the auto precharge feature (nonpersistent), while A10 LOW disables the auto precharge feature; BA0 and BA1 determine which bank is being read from or written to.
- 3. A10 LOW: BA0 and BA1 determine which bank is being precharged. A10 HIGH: both banks are precharged and BA0 and BA1 are "Don't Care."
- 4. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
- 5. Internal refresh counter controls row addressing; all inputs and I/Os are "Don't Care" except for CKE.
- 6. A0-A11 (32MB) or A0-A12 (64MB, 128MB, and 128MB) define the op-code written to the Mode Register.
- 7. Activates or deactivates the DQs during WRITEs (zero-clock delay) and READs (two-clock delay).



#### **Absolute Maximum Ratings**

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Voltage on VDD Supply	
Relative to Vss	1V to +4.6V
Voltage on Inputs, NC or I/O Pins	
Relative to Vss	1V to +4.6V

Operating Temperature  $T_{OPR}$  (Commercial - ambient) .....0°C to +65°C Storage Temperature (plastic) .....-55°C to +150°C

#### Table 10: DC Electrical Characteristics and Operating Conditions – 16MB

Notes: 1, 6; VDD = +3.3V ±0.3V

PARAMETER/CONDITION			MIN	MAX	UNITS	NOTES
SUPPLY VOLTAGE		Vdd	3	3.6	V	
INPUT HIGH VOLTAGE: Logic 1; All inputs		Vін	2	VDD + 0.3	V	22
INPUT LOW VOLTAGE: Logic 0; All inputs		VIL	-0.3	0.4	V	22
INPUT LEAKAGE CURRENT:	Command and Address	li1	-10	10	μA	
Any input $0V \le VIN \le VDD$	CK, DQMB	<b>I</b> 12	-10	10	μA	33
(All other pins not under test = 0V)	S#	<b>I</b> 13	-5	5	μA	
OUTPUT LEAKAGE CURRENT: DQs are disabled; 0V ≤ Vout ≤ VDD	DQ	loz	-5	5	μΑ	33
OUTPUT LEVELS:		Vон	2.4	-	V	
Output High Voltage (IOUT = -4mA) Output Low	Voltage (IOUT = 4mA)	Vol	-	0.4	V	

# Table 11:DC Electrical Characteristics and Operating Conditions – 32MB, 64MB,<br/>128MB

Notes: 1, 6; notes appear on page 18; VDD = +3.3V ±0.3V

PARAMETER/CONDITIO	N	SYM	MIN	MAX	UNITS	NOTES
SUPPLY VOLTAGE	Vdd	3	3.6	V		
INPUT HIGH VOLTAGE: Logic 1; All inputs	Vін	2	VDD + 0.3	V	22	
INPUT LOW VOLTAGE: Logic 0; All inputs	VIL	-0.3	0.8	V	22	
INPUT LEAKAGE CURRENT:	Command and Address	<b>I</b> I1	-20	20	μA	
Any input $0V \le VIN \le VDD$	CK, DQMB	<b>I</b> 12	-10	10	μA	33
(All other pins not under test = 0V)	S#	<b>I</b> 13	-5	5	μA	
OUTPUT LEAKAGE CURRENT: DQs are disabled; $0V \le VOUT \le VDD$	DQ		-10	10	μA	33
OUTPUT LEVELS:	Vон	2.4	-	V		
Output High Voltage (IOUT = -4mA) Output Low	Voltage (IOUT = 4mA)	Vol	-	0.4	V	



### Table 12: IDD Specifications and Conditions – 16MB

Notes: 1, 6, 11, 13; notes appear on page 18; VDD = +3.3V ±0.3V

				MAX			
PARAMETER/CONDITION		SYM	-75	-8	-10	UNITS	NOTES
OPERATING CURRENT: Active Mode; Burst = 2; READ or WRITE; RC = <sup>t</sup> RC (MIN); CAS latency = 3		IDD1	230	190	180	mA	3, 18, 19, 29
STANDBY CURRENT: Power-Down Mode; CK	IDD2	4	4	6	mA	29	
STANDBY CURRENT: Active Mode; CKE = HIGH; S3# = HIGH; All banks active after <sup>t</sup> RCD met; No accesses in progress		IDD3	90	70	60	mA	3, 12, 19, 29
OPERATING CURRENT: Burst Mode; Continuo All banks active; CAS latency = 3	us burst; READ or WRITE;	IDD4	280	240	210	mA	3, 18, 19, 29
AUTO REFRESH CURRENT:	$^{t}RC = {}^{t}RC (MIN); CL = 3$	IDD5	420	380	340	mA	3, 12, 18,
CKE = HIGH; S# = HIGH	<sup>t</sup> RC = 15.625µs; CL = 3	IDD6	6	80	70	mA	19, 29, 30
SELF REFRESH CURRENT: CKE $\leq$ 0.2V		IDD7	2	2	4	mA	4

#### Table 13: IDD Specifications and Conditions – 32MB

Notes: 1, 6, 11, 13; notes appear on page 18; VDD = +3.3V ±0.3V

				MAX			
PARAMETER/CONDITION		SYM	-75	-8	-10	UNITS	NOTES
OPERATING CURRENT: Active Mode; <sup>t</sup> RC (MIN); CAS latency = 3	Burst = 2; READ or WRITE; RC =	IDD1 <sup>a</sup>	234	260	240	mA	3, 18, 19, 29
STANDBY CURRENT: Power-Down M	Idd2 <sup>b</sup>	8	8	12	mA	29	
STANDBY CURRENT: Active Mode; CI active after <sup>t</sup> RCD met; No accesses in		IDD3 <sup>a</sup>	104	140	120	mA	3, 12, 19, 29
OPERATING CURRENT: Burst Mode; C All banks active; CAS latency = 3	ontinuous burst; READ or WRITE;	IDD4 <sup>a</sup>	304	310	270	mA	3, 18, 19, 29
AUTO REFRESH CURRENT:	${}^{t}RC = {}^{t}RC (MIN); CL = 3$	Idd5 <sup>b</sup>	1,240	760	680	mA	3, 12, 18,
CKE = HIGH; S# = HIGH	<sup>t</sup> RC = 15.625µs; CL = 3	Idd6 <sup>b</sup>	12	160	140	mA	19, 29, 30
SELF REFRESH CURRENT: $CKE \le 0.2V$		ldd7 <sup>b</sup>	8	4	8	mA	4

a - Value calculated as one module rank in this operating condition, and all other ranks in Power-Down Mode.

b - Value calculated reflects all module ranks in this operating condition.



#### Table 14: IDD Specifications and Conditions – 64MB

Notes: 1, 6, 11, 13; notes appear on page 18; VDD = +3.3V ±0.3V

				MAX			
PARAMETER/CONDITION		SYM	-75	-8	-10	UNITS	NOTES
OPERATING CURRENT: Active Moc <sup>t</sup> RC (MIN); CAS latency = 3	e; Burst = 2; READ or WRITE; RC =	IDD1 <sup>a</sup>	304	360	360	mA	3, 18, 19, 29
STANDBY CURRENT: Power-Down	IDD2 <sup>b</sup>	8	8	8	mA	29	
STANDBY CURRENT: Active Mode; active after <sup>t</sup> RCD met; No accesses		Idd3 <sup>a</sup>	104	160	160	mA	3, 12, 19, 29
OPERATING CURRENT: Burst Mode All banks active; CAS latency = 3	; Continuous burst; READ or WRITE;	IDD4 <sup>a</sup>	304	360	360	mA	3, 18, 19, 29
AUTO REFRESH CURRENT: ${}^{t}RC = {}^{t}RC$ (MIN); CL = 3		IDD5 <sup>b</sup>	1,240	800	800	mA	3, 12, 18,
CKE = HIGH; S# = HIGH	<sup>t</sup> RC = 15.625µs; CL = 3	Idd6 <sup>b</sup>	12	180	180	mA	19, 29, 30
SELF REFRESH CURRENT: CKE $\leq$ 0.2	V	Idd7 <sup>b</sup>	8	6	6	mA	4

a - Value calculated as one module rank in this operating condition, and all other ranks in Power-Down Mode.

b - Value calculated reflects all module ranks in this operating condition.

#### Table 15: IDD Specifications and Conditions – 128MB

Notes: 1, 6, 11, 13; notes appear on page 18; VDD = +3.3V ±0.3V

				MAX			
PARAMETER	CONDITION	SYM	-75	-8	-10	UNITS	NOTES
OPERATING CURRENT: Active Mode	e; Burst = 2; READ or WRITE; RC =	IDD1	254	254	254	mA	3, 18, 19,
<sup>t</sup> RC (MIN); CAS latency = 3							29
STANDBY CURRENT: Power-Down	Mode; CKE = LOW; All banks idle	IDD2	8	8	8	mA	29
STANDBY CURRENT: Active Mode;	IDD3	84	84	84	mA	3, 12, 19,	
active after <sup>t</sup> RCD met; No accesses	in progress						29
OPERATING CURRENT: Burst Mode; All banks active; CAS latency = 3	Continuous burst; READ or WRITE;	IDD4	274	274	274	mA	3, 18, 19, 29
AUTO REFRESH CURRENT:	${}^{t}RC = {}^{t}RC$ (MIN); CL = 3	DD5	1,080	1,080	1,080	mA	3, 12, 18,
CKE = HIGH; S# = HIGH	<sup>t</sup> RC = 7.8125µs; CL = 3	DD6	14	14	14	mA	19, 29, 30
SELF REFRESH CURRENT: $CKE \le 0.2^{10}$	V	IDD7	10	10	10	mA	4

a - Value calculated as one module rank in this operating condition, and all other ranks in Power-Down Mode.

b - Value calculated reflects all module ranks in this operating condition.



## Table 16: Capacitance – 16MB

Note: 2; notes appear on page 18

PARAMETER	SYMBOL	MIN	MAX	UNITS
Input Capacitance: Address and Command	CI1	5	7.6	pF
Input Capacitance: CKE	CI2	5	7.6	pF
Input Capacitance: CK	C13	11.8	13.8	рF
Input Capacitance: S#	CI4	5	7.6	рF
Input Capacitance: DQMB	C15	5	7.6	рF
Input/Output Capacitance: DQ	Сю	4	6	pF

### Table 17: Capacitance – 32MB, 64MB, and 128MB

Note: 2; notes appear on page 18

PARAMETER	SYMBOL	MIN	MAX	UNITS
Input Capacitance: Address and Command	CI1	10	15.2	pF
Input Capacitance: CKE	CI2	5	7.6	pF
Input Capacitance: CK	Сіз	11.8	13.8	pF
Input Capacitance: S#	CI4	5	7.6	pF
Input Capacitance: DQMB	C15	10	15.2	pF
Input/Output Capacitance: DQ	Сю	8	12	pF



## Table 18: SDRAM Component AC Electrical Characteristics

Notes: 5, 6, 8, 9, 11, 31; notes appear on page 18

AC CHARACTERI	STICS		-7	75	-:	8	-10			
PARAMETER		SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Access time from CLK (positive	CL = 3	<sup>t</sup> AC		5.4		6		7.5	ns	27
edge)	CL = 2	<sup>t</sup> AC		6		6		9	ns	
Address hold time		<sup>t</sup> AH	0.8		1		1		ns	
Address setup time		<sup>t</sup> AS	1.5		2		2		ns	
CLK high-level width		<sup>t</sup> CH	2.5		3		3		ns	
CLK low-level width		<sup>t</sup> CL	2.5		3		3		ns	
Clock cycle time	CL = 3	<sup>t</sup> CK	7.5		8		10		ns	22
	CL = 2	<sup>t</sup> CK	10		10		15		ns	22
CKE hold time	•	<sup>t</sup> CKH	0.8		1		1		ns	
CKE setup time		<sup>t</sup> CKS	1.5		2		2		ns	
CS#, RAS#, CAS#, WE#, DQM hold	time	<sup>t</sup> CMH	0.8		1		1		ns	
CS#, RAS#, CAS#, WE#, DQM setur	CS#, RAS#, CAS#, WE#, DQM setup time		1.5		2		2		ns	
Data-in hold time		<sup>t</sup> DH	0.8		1		1		ns	
Data-in setup time		<sup>t</sup> DS	1.5		2		2		ns	
Data-out high-impedance time	CL=3	<sup>t</sup> HZ		5.4		5.4		6	ns	10
	CL = 2	<sup>t</sup> HZ		5.4		6		6	ns	10
Data-out low-impedance time	•	<sup>t</sup> LZ	1		1		2		ns	
Data-out hold time (load)		<sup>t</sup> OH	3		3		3		ns	
Data-out hold time (no load)		<sup>t</sup> OH <sub>N</sub>	1.8		1.8		n/a		ns	28
ACTIVE to PRECHARGE command	period	<sup>t</sup> RAS	44	120,000	50	120,000	60	120,000	ns	32
ACTIVEto ACTIVE command perio	d	<sup>t</sup> RC	66		70		90		ns	
AUTO REFRESH period		<sup>t</sup> RCAR	66		70		90		ns	
ACTIVE to READ or WRITE delay		<sup>t</sup> RCD	20		20		30		ns	
Refresh period (8,192 cycles)		<sup>t</sup> REF		64		64		64	ms	
PRECHARGE command period		<sup>t</sup> RP	20		20		30		ns	
ACTIVE bank A to ACTIVE bank B command period		<sup>t</sup> RRD	15		20		20		ns	
Transition time		<sup>t</sup> T	0.3		1		1	1.2	ns	7
WRITE recovery time		<sup>t</sup> WR	1 CLK + 7ns		1 CLK + 7ns		1 CLK + 7ns		-	23
			15		15		15		ns	24
Exit SELF REFRESH to ACTIVE com	mand	<sup>t</sup> XSR	75		90		90		ns	20



#### Table 19: AC Functional Characteristics

Notes: 5, 6, 8, 9, 11, 31; notes appear on page 18

NOTES
17
14
14
17
17
17
17
15, 21
16, 21
17
17
16, 21
25
17
17



#### Notes

- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. VDD = VDDQ = +3.3V; f = 1 MHz, T<sub>A</sub> = 25°C; pin under test biased at 1.4V..
- 3. IDD is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- 4. Enables on-chip refresh and address counters.
- 5. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^{\circ}C \le T_A \le 70^{\circ}C$ ) is ensured.
- 6. An initial pause of 100µs is required after powerup, followed by two Auto Refresh commands, before proper device operation is ensured. The two Auto Refresh command wake-ups should be repeated any time the tREF refresh requirement is exceeded.
- 7. AC characteristics assume  ${}^{t}T = 1ns$ .
- 8. In addition to meeting the transition rate specification, the clock and CKE must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 9. Outputs measured at 1.5V with equivalent load:



- <sup>t</sup>HZ defines the time at which the output achieves the open circuit condition; it is not a reference to VOH or VOL. The last valid data element will meet <sup>t</sup>OH before going High-Z.
- 11. AC timing and IDD tests have VIL = 0V and VIH = 3V, with timing referenced to 1.5V crossover point. If the input transition time is longer than 1ns, then the timing is referenced at VIL (MAX) and VIH (MIN) and no longer at the 1.5V crossover point.
- 12. Other input signals are allowed to transition no more than once every two clocks and are otherwise at valid VIH or VIL levels.
- 13. IDD specifications are tested after the device is properly initialized.
- 14. Timing actually specified by <sup>t</sup>CKS; clock(s) specified as a reference only at minimum cycle rate.
- 15. Timing actually specified by <sup>t</sup>WR plus <sup>t</sup>RP; clock(s) specified as a reference only at minimum cycle rate.

- 16. Timing actually specified by <sup>t</sup>WR.
- 17. Required clocks are specified by JEDEC functionality and are not dependent on any timing parameter.
- 18. The IDD current will decrease or decrease in a proportional amount by the amount the frequency is altered for th etest condition.
- 19. Address transitions average one transition every two clocks.
- 20. CLK must be toggled a minimum of two times during this period.
- 21. Based on  ${}^{t}CK = 133 \text{ MHz}$  for -75,  ${}^{t}CK = 125 \text{ MHz}$  for -8, and  ${}^{t}CK = 100 \text{ MHz}$  for -10.
- 22. VIH overshoot: VIH (MAX) = VDD + 2V for a pulse width  $\leq$  3ns, and the pulse width cannot be greater than one third of the cycle rate. VIL undershoot: VIL (MIN) = -2V for a pulse width  $\leq$  3ns, and the pulse width cannot be greater than one third of the cycle rate.
- 23. The clock frequency must remain constant (stable clock is defined as a signal cycling within timing constraints specified for the clock pin) during access or precharge states (READ, WRITE, including <sup>t</sup>WR, and PRECHARGE commands). CKE may be used to reduce the data rate.
- 24. Auto precharge mode only. The precharge timing budget (<sup>t</sup>RP) begins 7ns after the first clock delay, after the last WRITE is executed.
- 25. Precharge mode only.
- 26. JEDEC specifies three clocks.
- 27. <sup>t</sup>AC for -75 at CL = 3 with no load is 4.6ns and is guaranteed by design.
- 28. Parameter guaranteed by design.
- 29. <sup>t</sup>CK = 7.5ns for -75, <sup>t</sup>CK = 8ns for -8, and <sup>t</sup>CK = 15ns for -10.
- 30. CKE is HIGH during refresh command period <sup>t</sup>RFC(MIN), else CKE is LOW. The IDD6 limit is actually a nominal value and does not result in a fail value.
- 31. Refer to device data sheet for timing waveforms.
- 32. The value of <sup>t</sup>RAS used in -13E speed grade modules is calculated from <sup>t</sup>RC - <sup>t</sup>RP.
- 33. Leakage number reflects the worst-case leakage possible through the module pin, not what each memory device contributes.

Downloaded from Elcodis.com electronic components distributor



#### **SPD Clock and Data Conventions**

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (as shown in Figure 7, Data Validity, and Figure 8, Definition of Start and Stop).

#### **SPD Start Condition**

All commands are preceded by the start condition, which is a HIGH-to-LOW transition of SDA when SCL is HIGH. The SPD device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

#### **SPD Stop Condition**

All communications are terminated by a stop condition, which is a LOW-to-HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the SPD device into standby power mode.


#### SPD Acknowledge


Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data (as shown in Figure 9, Acknowledge Response from Receiver).

The SPD device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a write operation have been selected, the SPD device will respond with an acknowledge after the receipt of each subsequent eight-bit word. In the read mode the SPD device will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the slave will continue to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to standby power mode.


#### Figure 7: Data Validity

#### Figure 8: Definition of Start and Stop











#### Table 20: EEPROM Device Select Code


Most significant bit (b7) is sent first

SELECT CODE	DEV	ICE TYPE	e identi	FIER	СН	RW		
JEECTOODE	b7	b6	b5	b4	b3	b2	b1	b0
Memory Area Select Code (two arrays)	1	0	1	0	SA2	SA1	SA0	RW
Protection Register Select Code	0	1	1	0	SA2	SA1	SA0	RW

## Table 21: EEPROM Operating Modes

MODE	R₩ BIT	WC	BYTES	INITIAL SEQUENCE
Current Address Read	1	VIH or VIL	1	Start, Device Select, RW = 1
RandomAddressRead	0	VIH or VIL	1	Start, Device Select, RW= 0, Address
	1	VIH or VIL		RESTART, Device Select, RW= 1
Sequential Read	1	VIH or VIL	≥1	Similar to Current or Random Address Read
Byte Write	0	VIL	1	START, Device Select, $R\overline{W} = 0$
Page Write	0	VIL	≤ 16	START, Device Select, $R\overline{W} = 0$

## Figure 10: SPD EEPROM





#### Table 22: Serial Presence-Detect EEPROM DC Operating Conditions

All voltages referenced to Vss; VDDSPD = +2.3V to +3.6V

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS
SUPPLY VOLTAGE	Vdd	3	3.6	V
INPUT HIGH VOLTAGE: Logic 1; All inputs	Vih	Vdd x 0.7	VDD + 0.5	V
INPUT LOW VOLTAGE: Logic 0; All inputs	VIL	-1	VDD x 0.3	V
OUTPUT LOW VOLTAGE: IOUT = 3mA	Vol	-	0.4	V
INPUT LEAKAGE CURRENT: VIN = GND to VDD	ILI	-	10	μA
OUTPUT LEAKAGE CURRENT: VOUT = GND to VDD	Ilo	-	10	μA
STANDBY CURRENT: SCL = SDA = VDD - 0.3V; All other inputs = Vss or VDD	ISB	-	30	μA
POWER SUPPLY CURRENT: SCL clock frequency = 100 KHz	Idd	-	2	mA

### Table 23: Serial Presence-Detect EEPROM AC Operating Conditions

All voltages referenced to Vss; VDDSPD = +2.3V to +3.6V

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
SCL LOW to SDA data-out valid	<sup>t</sup> AA	0.2	0.9	μs	1
Time the bus must be free before a new transition can start	<sup>t</sup> BUF	1.3		μs	
Data-out hold time	<sup>t</sup> DH	200		ns	
SDA and SCL fall time	<sup>t</sup> F		300	ns	2
Data-in hold time	<sup>t</sup> HD:DAT	0		μs	
Start condition hold time	<sup>t</sup> HD:STA	0.6		μs	
Clock HIGH period	<sup>t</sup> HIGH	0.6		μs	
Noise suppression time constant at SCL, SDA inputs	tl		50	ns	
Clock LOW period	<sup>t</sup> LOW	1.3		μs	
SDA and SCL rise time	<sup>t</sup> R		0.3	μs	2
SCL clock frequency	fscl		400	KHz	
Data-in setup time	<sup>t</sup> SU:DAT	100		ns	
Start condition setup time	<sup>t</sup> SU:STA	0.6		μs	3
Stop condition setup time	<sup>t</sup> SU:STO	0.6		μs	
WRITE cycle time	<sup>t</sup> WRC		10	ms	4

NOTE:

- 1. To avoid spurious START and STOP conditions, a minimum delay is placed between SCL = 1 and the falling or rising edge of SDA.
- 2. This parameter is sampled.
- 3. For a reSTART condition, or following a WRITE cycle.
- 4. The SPD EEPROM WRITE cycle time (<sup>t</sup>WRC) is the time from a valid stop condition of a write sequence to the end of the EEPROM internal erase/program cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistor, and the EEPROM does not respond to its slave address.



## Table 24: Serial Presence-Detect Matrix – 16MB, 32MB

"1"/"0": Serial Data, "driven to HIGH"/"driven to LOW"

BYTE	DESCRIPTION	ENTRY (VERSION)	MT2LSDT432U	MT4LSDT832UD	
0	Number of Bytes Used by Micron	128	80	80	
1	Total Number of SPD Memory Bytes	256	08	08	
2	Memory Type	SDRAM	04	04	
3	Number of Row Addresses	12	OC	00	
4	Number of Column Addresses	8	08	08	
5	Number of Module Ranks	1 or 2	01	02	
6	Module Data Width	32	20	20	
7	Module Data Width (continued)	0	00	00	
8	Module Voltage Interface Levels	LVTTL	01	01	
9	SDRAM Cycle Time, <sup>t</sup> CK (CAS Latency = 3)	7.5ns (-75)	75	75	
		8ns (-8)	80	80	
		10ns (-10)	A0	A0	
10	SDRAM Access From Clock, <sup>t</sup> AC (CAS Latency = 3)	5.4ns (-75)	54	54	
		6ns (-8)	60	60	
		7.5ns (-10)	75	75	
11	Module Configuration Type	None	00	00	
12	Refresh Rate/Type	15.625µs/Self	80	80	
13	SDRAM Width (Primary SDRAM)	8	10	10	
14	Error-Checking SDRAM Data Width	0	00	00	
15	Minimum Clock Delay, <sup>t</sup> CCD	1 <sup>t</sup> CK	01	01	
16	Burst Lengths Supported	1, 2, 4, 8, Page	8F	8F	
17	Number of Banks on SDRAM Device	4	04	04	
18	CAS Latencies Supported	2, 3	06	06	
19	CS Latency	0	01	01	
20	WE Latency	0	01	01	
21	SDRAM Module Attributes	Unbuffered	00	00	
22	SDRAM Device Attributes: General	Attributes	0E	0E	
23	SDRAM Cycle Time, <sup>t</sup> CK (CAS Latency = 2)	10ns (-75/-8)	A0	A0	
	SDIAM Cycle Hine, CR (CAS Latency – 2)	15ns (-10)	FO	FO	
24	SDRAM Access From Clock, <sup>t</sup> AC, (CAS Latency = 2)	6ns (-75/-8)	60	60	
	SDRAW Access from block, Ab, (oAs Eatency - 2)	9ns (-10)	90	90	
25	SDRAM Cycle Time, <sup>t</sup> CK (CAS Latency = 1)	Not	00	00	
		Supported			
26	SDRAM Access From Clock, <sup>t</sup> AC, (CAS Latency = 1)	Not	00	00	
		Supported			
27	Minimum Row Precharge Time, <sup>t</sup> RP	20ns (-75/-8)	14	14	
20		30ns (-10)	1E	1E	
28	Minimum Row Active to Row Active, <sup>t</sup> RRD	15ns (-75) 20ns (-8/-10)	0F 14	0F 14	
29		20ns (-8/-10) 20ns (-75/-8)	14	14	
27	Minimum RAS# to CAS# Delay, <sup>t</sup> RCD	30ns (-10)	14 1E	14 1E	
30		44ns (-75)	2C	20	
50	Minimum RAS# Pulse Width, <sup>t</sup> RAS	50ns (-8)	32	32	
		60ns (-10)	32 3C	32 3C	
31	Module Rank Density	16MB	04	04	
32		1.5ns (-75)	15	15	
52	Command Address Setup, <sup>t</sup> AS	2ns (-8/-10)	20	20	
33	Command Address Hold, <sup>t</sup> AH	0.8ns (-75)	08	08	
00	Commanu Audress Holu, 'AH	1ns (-8/-10)	10	10	

09005aef80948ad4 SD2\_4C4\_8\_16\_32x32UDG.fm - Rev. A 12/04 EN Micron Technology, Inc., reserves the right to change products or specifications without notice. ©2004 Micron Technology, Inc. All rights reserved.



### Table 24: Serial Presence-Detect Matrix – 16MB, 32MB (Continued)

"1"/"0": Serial Data, "driven to HIGH"/" driven to LOW"

BYTE	DESCRIPTION	ENTRY (VERSION)	MT2LSDT432U	MT4LSDT832UD
34	Data Signal Input Setup, <sup>t</sup> DS	1.5ns (-75)	15	15
		2ns (-8/-10)	20	20
35	Data Signal Input Hold, <sup>t</sup> DH	0.8ns (-75)	08	08
		1ns (-8/-10)	10	10
36-40	Reserved Bytes	-	00	00
41	Device Minimum Active/Auto-Refresh Time, <sup>t</sup> RC	66ns (-75)	42	42
		71ns (-8)	46	46
		66ns (-10)	5A	5A
42–61	Reserved Bytes	-	00	00
62	SPD Revision	REV. 2.0	02	02
63	Checksum for Bytes 0-62	(-75)	A5	A6
		(-8)	F6	F7
		(-10)	DD	DE
64	Manufacturer's JEDEC ID Code	MICRON	2C	2C
65-71	Manufacturer's JEDEC Code (Cont.)		FF	FF
72	Manufacturing Location	1-12	01-0C	01-0C
73-90	Module Part Number (ASCII)		Variable Data	Variable Data
91	PCB Identification Code	1-9	01-09	01-09
92	Identification Code (Continuted)	0	00	00
93	Year of Manufacture in BCD		Variable Data	Variable Data
94	Week of Manufacture in BCD		Variable Data	Variable Data
95-98	Module Serial Number		Variable Data	Variable Data
99-127	Manufacturer-Specific Data (RSVD)		-	-



#### Table 25: Serial Presence-Detect Matrix – 64MB, 128MB

"1"/"0": Serial Data, "driven to HIGH"/" driven to LOW"

BYTE	DESCRIPTION	ENTRY (VERSION)	MT4LSDT1632UD	MT4LSDT3232UD
0	Number of Bytes Used by Micron	128	80	80
1	Total Number of SPD Memory Bytes	256	08	08
2	Memory Type	SDRAM	04	04
3	Number of Row Addresses	12 or 13	0C	0D
4	Number of Column Addresses	9	09	09
5	Number of Module Ranks	2	02	02
6	Module Data Width	32	20	20
7	Module Data Width (continued)	0	00	00
8	Module Voltage Interface Levels	LVTTL	01	01
9	SDRAM Cycle Time, <sup>t</sup> CK (CAS Latency = 3)	7.5ns(-75)	75	75
		8ns (-8)	80	80
		10ns(-10)	A0	A0
10	SDRAM Access From Clock, <sup>t</sup> AC (CAS Latency = 3)	5.4(-75)	54	54
		6ns (-8)	60	60
		7.5ns (-10)	75	75
11	Module Configuration Type	None	00	00
12	Refresh Rate/Type	15.625µs, 7.81µs/ Self	80	82
13	SDRAM Width (Primary SDRAM)	8	10	10
14	Error-Checking SDRAM Data Width	0	00	00
15	Minimum Clock Delay, <sup>t</sup> CCD	1 <sup>t</sup> CK	01	01
16	Burst Lengths Supported	1, 2, 4, 8, Page	8F	8F
17	Number of Banks on SDRAM Device	4	04	04
18	CAS Latencies Supported	2, 3	06	06
19	CS Latency	0	01	01
20	WE Latency	0	01	01
21	SDRAM Module Attributes	Unbuffered	00	00
22	SDRAM Device Attributes: General	Attributes	OE	0E
23	SDRAM Cycle Time, <sup>t</sup> CK (CAS Latency = 2)	10ns (-75/-8)	A0	A0
	SDRAW Cycle Hille, CR (CAS Latency = $2$ )	15ns (-10)	FO	FO
24	SDRAM Access From Clock, <sup>t</sup> AC, (CAS Latency = 2)	6ns (-75/-8)	60	60
	$\frac{1}{2}$	9ns (-10)	90	90
25	SDRAM Cycle Time, <sup>t</sup> CK (CAS Latency = 1)	Not Supported	00	00
26	SDRAM Access From Clock, <sup>t</sup> AC, (CAS Latency = 1)	Not Supported	00	00
27	Minimum Row Precharge Time, <sup>t</sup> RP	20ns (-75/-8)	14	14
		30ns (-10)	1E	1E
28	Minimum Row Active to Row Active, <sup>t</sup> RRD	15ns (-75)	OF	OF
		20ns (-10/-8)	14	14
29	Minimum RAS# to CAS# Delay, <sup>t</sup> RCD	20ns (-75/-8)	14	14
0.0		30ns (-10)	1E	1E
30	Minimum RAS# Pulse Width, <sup>t</sup> RAS	44ns (-75)	2C	2C
		50ns (-8)	32 3C	32
21	Madula Dank Dansitu	60ns (-10)		3C
31	Module Rank Density	32MB or 64MB	08	10
32	Command Address Setup, <sup>t</sup> AS	1.5ns (-75) 2ns (-8/-10)	15 20	15
22			20	20
33	Command Address Hold, <sup>t</sup> AH	0.8ns (-75)	08	08
		1ns (-8/-10)	10	10

09005aef80948ad4 SD2\_4C4\_8\_16\_32x32UDG.fm - Rev. A 12/04 EN



### Table 25: Serial Presence-Detect Matrix – 64MB, 128MB (Continued)

"1"/"0": Serial Data, "driven to HIGH"/" driven to LOW"

BYTE	DESCRIPTION	ENTRY (VERSION)	MT4LSDT1632UD	MT4LSDT3232UD
34	Data Signal Input Setup, <sup>t</sup> DS	1.5ns (-75)	15	15
		2ns (-8/-10)	20	20
35	Data Signal Input Hold, <sup>t</sup> DH	0.8ns (-75)	08	08
		1ns (-8/-10)	10	10
36-40	Reserved Bytes	-	00	00
41	Device Minimum Active/Auto-Refresh Time, <sup>t</sup> RC	66ns (-75)	42	42
		71ns (-8)	46	46
		66ns (-10)	5A	5A
42–61	Reserved Bytes	-	00	00
62	SPD Revision	REV. 2 or 2	02	02
63	Checksum For Bytes 0-62	(-75)	AB	B6
		(-8)	FC	02
		(-10)	E3	EE
64	Manufacturer's JEDEC ID Code	MICRON	2C	2C
65-71	Manufacturer's JEDEC Code (Cont.)		FF	FF
72	Manufacturing Location	1-12	01-0C	01-0C
73-90	Module Part Number (ASCII)		Variable Data	Variable Data
91	PCB Identification Code	1-9	01-09	01-09
92	Identification Code (Continuted)	0	00	00
93	Year of Manufacture in BCD		Variable Data	Variable Data
94	Week of Manufacture in BCD		Variable Data	Variable Data
95-98	Module Serial Number		Variable Data	Variable Data
99-127	Manufacturer-Specific Data (Rsvd)		-	-







Figure 11: 100-Pin DIMM Dimensions - 16MB

All dimensions in inches (millimeters); MAX or typical where noted. MIN







NOTE:

All dimensions in inches (millimeters); MAX or typical where noted. MIN

#### **Data Sheet Designation**

Released (No Mark): This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production

devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992 Micron, the M logo, and the Micron logo are trademarks and/or service marks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

09005aef80948ad4 SD2\_4C4\_8\_16\_32x32UDG.fm - Rev. A 12/04 EN