

### ISOPRO LOW-POWER SINGLE AND DUAL-CHANNEL DIGITAL ISOLATORS

#### **Features**

- High-speed operation
  - DC to 150 Mbps
- Low propagation delay
  - <10 ns worst case</p>
- Wide Operating Supply Voltage: 2.70-5.5 V
- Ultra low power (typical) 5 V Operation:
  - < 2.1 mA per channel at 1 Mbps
  - < 2.4 mA per channel at 10 Mbps
  - < 6 mA per channel at 100 Mbps 2.70 V Operation:
  - < 1.8 mA per channel at 1 Mbps
  - < 2.1 mA per channel at 10 Mbps
  - < 4 mA per channel at 100 Mbps

- Precise timing (typical)
  - 1.5 ns pulse width distortion
  - 0.5 ns channel-channel skew
  - · 2 ns propagation delay skew
- Up to 2500 V<sub>RMS</sub> isolation
- Transient Immunity
  - 25 kV/µs
- DC correct
- No start-up initialization required
- 15 µs startup time
- High temperature operation
  - 125 °C at 150 Mbps
- Narrow body SOIC-8 package
- RoHS compliant

### **Applications**

- Isolated switch mode supplies
- Isolated ADC, DAC
- Motor control
- Power factor correction systems

### Safety Regulatory Approvals


- UL 1577 recognized
  - 2500 V<sub>RMS</sub> for 1 minute
- CSA component notice 5A approval
  - IEC 60950, 61010 approved
- VDE certification conformity
  - IEC 60747-5-2


# (VDE0884 Part 2)

### **Description**

The Silicon Laboratories' family of ultra low power digital isolators are CMOS devices that employ an RF coupler to transmit digital information across an isolation barrier. Very high speed operation at low power levels is achieved. These devices are available in an 8-pin narrow-body SOIC package. Two speed grade options (1 and 150 Mbps) are available and achieve worst-case propagation delays of less than 10 ns.

### **Block Diagram**





Patents pending



## TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1. Electrical Specifications	4
2. Typical Performance Characteristics	
3. Application Information	
3.1. Theory of Operation	
3.2. Eye Diagram	
3.3. Layout Recommendations	
4. Errata and Design Migration Guidelines (Revision C Only)	
4.1. Power Supply Bypass Capacitors (Revision C Only)	
4.2. Latch Up Immunity (Revision C Only)	
5. Pin Descriptions	
6. Ordering Guide	
7. Package Outline: 8-Pin Narrow Body SOIC	
8. Landing Pattern: 8-Pin Narrow Body SOIC	
9. Top Marking	
Document Change List	
Contact Information	



### 1. Electrical Specifications

**Table 1. Electrical Characteristics** 

 $(V_{DD1} = 5 \text{ V} \pm 10\%, V_{DD2} = 5 \text{ V} \pm 10\%, T_A = -40 \text{ to } 125 \text{ }^{\circ}\text{C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
High Level Input Voltage	V <sub>IH</sub>		2.0	_		V
Low Level Input Voltage	$V_{IL}$		_	_	0.8	V
High Level Output Voltage	V <sub>OH</sub>	loh = –4 mA	$V_{DD1}, V_{DD2} - 0.4$	4.8	_	V
Low Level Output Voltage	V <sub>OL</sub>	lol = 4 mA	_	0.2	0.4	V
Input Leakage Current	ΙL		_	_	±10	μA
Output Impedance <sup>1</sup>	Z <sub>O</sub>		_	85		Ω
С	C Supply (	Current (All inputs 0	V or at Supply)			
Si8410Ax, Bx						
$V_{DD1}$		All inputs 0 DC	_	8.0	1.2	
$V_{DD2}$		All inputs 0 DC	_	8.0	1.2	mA
$V_{DD1}$		All inputs 1 DC	_	1.8	2.7	
$V_{DD2}$		All inputs 1 DC	<u> </u>	8.0	1.2	
Si8420Ax, Bx						
$V_{DD1}$		All inputs 0 DC	_	1.0	1.5	
$V_{DD2}$		All inputs 0 DC	_	1.3	2.0	mΑ
$V_{DD1}$		All inputs 1 DC	_	3.0	4.5	
$V_{DD2}$		All inputs 1 DC	_	1.4	2.1	
Si8421Ax, Bx						
$V_{DD1}$		All inputs 0 DC	_	1.3	2.0	
$V_{DD2}$		All inputs 0 DC	_	1.3	2.0	mΑ
$V_{DD1}$		All inputs 1 DC	_	2.3	3.5	
$V_{DD2}$		All inputs 1 DC	_	2.3	3.5	
1 Mbps Supply Cui	rrent (All inp	outs = 500 kHz squa	re wave, CI = 15 pF	on all out	outs)	•
Si8410Ax, Bx						
$V_{DD1}$			_	1.3	2.0	mΑ
$V_{\mathrm{DD2}}$			_	0.9	1.4	
Si8420Ax, Bx						
$V_{DD1}$			_	2.0	3.0	mΑ
$V_{DD2}$			_	1.6	2.4	
Si8421Ax, Bx						
$V_{DD1}$			_	1.9	2.9	mA
$V_{DD2}$			_	1.9	2.9	
Notes:	<u> </u>				1	1

#### Notes

- 1. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.



### **Table 1. Electrical Characteristics (Continued)**

 $(V_{DD1} = 5 \text{ V } \pm 10\%, V_{DD2} = 5 \text{ V } \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
10 Mbps Su	pply Current (All in	nputs = 5 MHz squar	e wave, CI = 15 pl	on all out	outs)	II
Si8410Bx						
$V_{DD1}$			_	1.3	2.0	mA
$V_{DD2}$			_	1.2	1.8	
Si8420Bx						
$V_{DD1}$			_	2.0	3.0	mA
$V_{DD2}$			_	2.1	3.2	
Si8421Bx						
$V_{DD1}$			_	2.2	3.3	mA
$V_{DD2}$			_	2.2	3.3	
100 Mbps Su	pply Current (All in	nputs = 50 MHz squa	are wave, CI = 15	oF on all ou	tputs)	•
Si8410Bx						
$V_{DD1}$			_	1.4	2.1	mA
$V_{DD2}$			_	4.6	5.8	
Si8420Bx						
$V_{DD1}$			_	2.2	3.3	mA
$V_{DD2}$			_	9.2	11.5	
Si8421Bx						
$V_{DD1}$			_	5.8	7.3	mA
$V_{DD2}$			_	5.8	7.3	

#### Notes:

- 1. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.

**Table 1. Electrical Characteristics (Continued)** 

 $(V_{DD1} = 5 \text{ V} \pm 10\%, V_{DD2} = 5 \text{ V} \pm 10\%, T_A = -40 \text{ to } 125 \text{ }^{\circ}\text{C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
	1	iming Characteris	tics			
Si8410Ax, Si8420Ax, Si8421	Ax					
Maximum Data Rate			0	_	1.0	Mbps
Minimum Pulse Width			_	_	250	ns
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	See Figure 1	_	_	35	ns
Pulse Width Distortion   t <sub>PLH</sub> - t <sub>PHL</sub>	PWD	See Figure 1	_	_	25	ns
Propagation Delay Skew <sup>2</sup>	t <sub>PSK(P-P)</sub>		_	_	40	ns
Channel-Channel Skew	t <sub>PSK</sub>		_	_	35	ns
Si8410Bx, Si8420Bx, Si8421	Вх					- I
Maximum Data Rate			0	_	150	Mbps
Minimum Pulse Width			_	_	6.0	ns
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	See Figure 1	3.0	6.0	9.5	ns
Pulse Width Distortion   t <sub>PLH</sub> - t <sub>PHL</sub>	PWD	See Figure 1	_	1.5	2.5	ns
Propagation Delay Skew <sup>2</sup>	t <sub>PSK(P-P)</sub>		_	2.0	3.0	ns
Channel-Channel Skew	t <sub>PSK</sub>		_	0.5	1.8	ns
All Models				•		•
Output Rise Time	t <sub>r</sub>	C <sub>L</sub> = 15 pF	_	3.8	5.0	ns
Output Fall Time	t <sub>f</sub>	C <sub>L</sub> = 15 pF	_	2.8	3.7	ns
Common Mode Transient Immunity	CMTI	$V_I = V_{DD}$ or 0 V	_	25	_	kV/μs
Start-up Time <sup>3</sup>	t <sub>SU</sub>		_	15	40	μs

#### Notes:

- 1. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.




Figure 1. Propagation Delay Timing

**Table 2. Electrical Characteristics** 

(V<sub>DD1</sub> = 3.3 V  $\pm 10\%$ , V<sub>DD2</sub> = 3.3 V  $\pm 10\%$ , T<sub>A</sub> = -40 to 125 °C)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
High Level Input Voltage	V <sub>IH</sub>		2.0	_	_	V
Low Level Input Voltage	V <sub>IL</sub>		_	_	0.8	V
High Level Output Voltage	V <sub>OH</sub>	loh = –4 mA	$V_{DD1}, V_{DD2} - 0.4$	3.1	_	V
Low Level Output Voltage	V <sub>OL</sub>	lol = 4 mA	_	0.2	0.4	V
Input Leakage Current	ΙL		_	_	±10	μA
Output Impedance <sup>1</sup>	Z <sub>O</sub>		_	85	_	Ω
DC	Supply Cu	urrent (All inputs 0	V or at supply)			I
Si8410Ax, Bx						
$V_{DD1}$		All inputs 0 DC	-	8.0	1.2	
$V_{DD2}$		All inputs 0 DC	-	8.0	1.2	mA
$V_{DD1}$		All inputs 1 DC	-	1.8	2.7	
$V_{DD2}$		All inputs 1 DC	_	8.0	1.2	
Si8420Ax, Bx						
$V_{DD1}$		All inputs 0 DC	-	1.0	1.5	
V <sub>DD2</sub>		All inputs 0 DC	-	1.3	2.0	mA
V <sub>DD1</sub>		All inputs 1 DC	_	3.0	4.5	
$V_{DD2}$		All inputs 1 DC	_	1.4	2.1	
Si8421Ax, Bx						
V <sub>DD1</sub>		All inputs 0 DC	_	1.3	2.0	
$V_{DD2}$		All inputs 0 DC	_	1.3	2.0	mA
$V_{DD1}$		All inputs 1 DC	_	2.3	3.5	
$V_{DD2}$		All inputs 1 DC	_	2.3	3.5	
1 Mbps Supply Curre	ent (All inpu	ts = 500 kHz squar	e wave, CI = 15 pF	on all outp	outs)	
Si8410Ax, Bx						
$V_{DD1}$			_	1.3	2.0	mA
$V_{DD2}$			_	0.9	1.4	
Si8420Ax, Bx						
V <sub>DD1</sub>			_	2.0	3.0	mA
$V_{\mathrm{DD2}}$			_	1.6	2.4	
Si8421Ax, Bx						
$V_{DD1}$			_	1.9	2.9	mA
$V_{DD2}$			_	1.9	2.9	
Netec						

#### Notes

- 1. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2.  $t_{PSK(P-P)}$  is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.



### **Table 2. Electrical Characteristics (Continued)**

 $(V_{DD1} = 3.3 \text{ V} \pm 10\%, V_{DD2} = 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
10 Mbps Supply	Current (All inp	uts = 5 MHz square	e wave, CI = 15 pF	on all outp	outs)	
Si8410Bx						
$V_{DD1}$			_	1.3	2.0	mA
$V_{DD2}$			_	1.2	1.8	
Si8420Bx						
$V_{DD1}$			_	2.0	3.0	mA
$V_{DD2}$			_	2.1	3.2	
Si8421Bx						
$V_{DD1}$			_	2.2	3.3	mA
$V_{DD2}$			_	2.2	3.3	
100 Mbps Supply	Current (All inp	uts = 50 MHz squa	re wave, CI = 15 p	F on all ou	tputs)	
Si8410Bx						
$V_{DD1}$			_	1.3	2.0	mA
$V_{DD2}$			_	3.3	4.9	
Si8420Bx						
$V_{DD1}$			_	2.0	3.0	mA
$V_{DD2}$			_	6.5	8.1	
Si8421Bx						
$V_{DD1}$			_	4.4 4.4	5.5 5.5	mA
$V_{DD2}$			_	4.4	5.5	
		ning Characteristi	ics			
Si8410Ax, Si8420Ax, Si8421A	X					
Maximum Data Rate			0	_	1.0	Mbps
Minimum Pulse Width			_	_	250	ns
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	See Figure 1	_	_	35	ns
Pulse Width Distortion  t <sub>PLH</sub> - t <sub>PHL</sub>	PWD	See Figure 1			25	ns
Propagation Delay Skew <sup>2</sup>	t <sub>PSK(P-P)</sub>		_	_	40	ns
Channel-Channel Skew	t <sub>PSK</sub>		_	_	35	ns
Notes:	I		1	1	1	-1

#### Notes:

- 1. The nominal output impedance of an isolator driver channel is approximately 85  $\Omega$ ,  $\pm$ 40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2. t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.



### **Table 2. Electrical Characteristics (Continued)**

 $(V_{DD1} = 3.3 \text{ V} \pm 10\%, V_{DD2} = 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Si8410Bx, Si8420Bx, Si8421B	x				I.	
Maximum Data Rate			0	_	150	Mbps
Minimum Pulse Width			_	_	6.0	ns
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	See Figure 1	3.0	6.0	9.5	ns
Pulse Width Distortion  t <sub>PLH</sub> – t <sub>PHL</sub>	PWD	See Figure 1	_	1.5	2.5	ns
Propagation Delay Skew <sup>2</sup>	t <sub>PSK(P-P)</sub>		_	2.0	3.0	ns
Channel-Channel Skew	t <sub>PSK</sub>		_	0.5	1.8	ns
All Models				•		•
Output Rise Time	t <sub>r</sub>	C <sub>L</sub> = 15 pF	_	4.3	6.1	ns
Output Fall Time	t <sub>f</sub>	C <sub>L</sub> = 15 pF	_	3.0	4.3	ns
Common Mode Transient Immunity	CMTI	$V_I = V_{DD}$ or 0 V	_	25	_	kV/µs
Start-up Time <sup>3</sup>	t <sub>SU</sub>		_	15	40	μs
NI 4					•	•

#### Notes:

- 1. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2.  $t_{PSK(P-P)}$  is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.

Table 3. Electrical Characteristics<sup>1</sup>

 $(V_{DD1} = 2.70 \text{ V}, V_{DD2} = 2.70 \text{ V}, T_A = -40 \text{ to } 125 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
High Level Input Voltage	V <sub>IH</sub>		2.0	_	_	V
Low Level Input Voltage	V <sub>IL</sub>		_	_	0.8	V
High Level Output Voltage	V <sub>OH</sub>	loh = −4 mA	V <sub>DD1</sub> ,V <sub>DD2</sub> – 0.4	2.3	_	V
Low Level Output Voltage	V <sub>OL</sub>	lol = 4 mA	_	0.2	0.4	V
Input Leakage Current	ΙL		_	_	±10	μA
Output Impedance <sup>2</sup>	Z <sub>O</sub>		_	85	_	Ω
D	C Supply C	urrent (All inputs 0	V or at supply)		L	ı
Si8410Ax, Bx						
$V_{DD1}$		All inputs 0 DC	_	8.0	1.2	
$V_{DD2}$		All inputs 0 DC	_	8.0	1.2	mA
$V_{DD1}$		All inputs 1 DC	_	1.8	2.7	111/
$V_{DD2}$		All inputs 1 DC	_	0.8	1.2	
Si8420Ax, Bx						
$V_{\mathrm{DD1}}$		All inputs 0 DC	_	1.0	1.5	
$V_{DD2}$		All inputs 0 DC	_	1.3	2.0	A
V <sub>DD1</sub>		All inputs 1 DC	_	3.0	4.5	mA
$V_{DD2}$		All inputs 1 DC	_	1.4	2.1	
Si8421Ax, Bx						
$V_{DD1}$		All inputs 0 DC	_	1.3	2.0	
$V_{DD2}$		All inputs 0 DC	_	1.3	2.0	Л
$V_{DD1}$		All inputs 1 DC	_	2.3	3.5	mA
$V_{DD2}$		All inputs 1 DC	_	2.3	3.5	
1 Mbps Supply Cur	rent (All inpu	uts = 500 kHz squar	e wave, CI = 15 pF	on all out	outs)	
Si8410Ax, Bx						
$V_{DD1}$			_	1.3	2.0	mA
$V_{DD2}$			_	0.9	1.4	ША
Si8420Ax, Bx						
$V_{DD1}$			_	2.0	3.0	mA
$V_{DD2}$			_	1.6	2.4	111/1
Si8421Ax, Bx						
$V_{DD1}$			_	1.9	2.9	mA
$V_{DD2}$			_	1.9	2.9	111/-

### Notes:

- 1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is constrained to  $T_A = 0$  to 85 °C.
- 2. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- **3.** t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 4. Start-up time is the time period from the application of power to valid data at the output.



### Table 3. Electrical Characteristics<sup>1</sup> (Continued)

 $(V_{DD1} = 2.70 \text{ V}, V_{DD2} = 2.70 \text{ V}, T_A = -40 \text{ to } 125 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
10 Mbps Supply	Current (All in	puts = 5 MHz square	e wave, CI = 15 pF	on all outp	outs)	
<b>Si8410Bx</b> V <sub>DD1</sub> V <sub>DD2</sub>				1.3 1.2	2.0 1.8	mA
<b>Si8420Bx</b> V <sub>DD1</sub> V <sub>DD2</sub>				2.0 2.1	3.0 3.2	mA
Si8421Bx V <sub>DD1</sub> V <sub>DD2</sub>	Comment (All in	50 MHz 2000	_ _	2.2 2.2	3.3	mA
	Current (All inp	puts = 50 MHz squa	re wave, Ci = 15 μ	or on all ou	tputs)	
<b>Si8410Bx</b> V <sub>DD1</sub> V <sub>DD2</sub>				1.3 2.7	2.0 4.0	mA
<b>Si8420Bx</b> V <sub>DD1</sub> V <sub>DD2</sub>				2.0 5.2	3.0 6.5	mA
<b>Si8421Bx</b> V <sub>DD1</sub> V <sub>DD2</sub>				3.7 3.7	4.6 4.6	mA
	Ti	ming Characteristi	ics			
Si8410Ax, Si8420Ax, Si8421A	x					
Maximum Data Rate			0	_	1.0	Mbps
Minimum Pulse Width			_	_	250	ns
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	See Figure 1	_	_	35	ns
Pulse Width Distortion   t <sub>PLH</sub> - t <sub>PHL</sub>	PWD	See Figure 1	_	_	25	ns
Propagation Delay Skew <sup>3</sup>	t <sub>PSK(P-P)</sub>		_	_	40	ns
Channel-Channel Skew	t <sub>PSK</sub>		_	_	35	ns
Notos	1		ı	ı	ı	1

#### Notes

- 1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is constrained to  $T_A = 0$  to 85 °C.
- 2. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- **3.** t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 4. Start-up time is the time period from the application of power to valid data at the output.



## Si8410/20/21

### Table 3. Electrical Characteristics<sup>1</sup> (Continued)

 $(V_{DD1} = 2.70 \text{ V}, V_{DD2} = 2.70 \text{ V}, T_A = -40 \text{ to } 125 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Si8410Bx, Si8420Bx, Si8421B	x			1	•	_
Maximum Data Rate			0	_	150	Mbps
Minimum Pulse Width			_	_	6.0	ns
Propagation Delay	t <sub>PHL</sub> , t <sub>PLH</sub>	See Figure 1	3.0	6.0	9.5	ns
Pulse Width Distortion   t <sub>PLH</sub> - t <sub>PHL</sub>	PWD	See Figure 1	_	1.5	2.5	ns
Propagation Delay Skew <sup>3</sup>	t <sub>PSK(P-P)</sub>		_	2.0	3.0	ns
Channel-Channel Skew	t <sub>PSK</sub>		_	0.5	1.8	ns
All Models						•
Output Rise Time	t <sub>r</sub>	C <sub>L</sub> = 15 pF	_	4.8	6.5	ns
Output Fall Time	t <sub>f</sub>	C <sub>L</sub> = 15 pF	_	3.2	4.6	ns
Common Mode Transient Immunity	СМТІ	$V_I = V_{DD}$ or 0 V	_	25	_	kV/μs
Start-up Time <sup>4</sup>	t <sub>SU</sub>			15	40	μs

#### Notes:

- 1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is constrained to  $T_A = 0$  to 85 °C.
- 2. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- **3.** t<sub>PSK(P-P)</sub> is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 4. Start-up time is the time period from the application of power to valid data at the output.



Table 4. Absolute Maximum Ratings<sup>1</sup>

Parameter	Symbol	Min	Тур	Max	Unit
Storage Temperature <sup>2</sup>	T <sub>STG</sub>	-65	_	150	C°
Operating Temperature	T <sub>A</sub>	-40	_	125	C°
Supply Voltage (Revision C) <sup>3</sup>	V <sub>DD1</sub> , V <sub>DD2</sub>	-0.5	_	5.75	V
Supply Voltage (Revision D) <sup>3</sup>	V <sub>DD1</sub> , V <sub>DD2</sub>	-0.5	_	6.0	V
Input Voltage	V <sub>I</sub>	-0.5	_	V <sub>DD</sub> + 0.5	V
Output Voltage	Vo	-0.5	_	V <sub>DD</sub> + 0.5	V
Output Current Drive Channel	Io	_	_	10	mA
Lead Solder Temperature (10 s)		_	_	260	C°
Maximum Isolation Voltage (1 s)		_	_	3600	$V_{RMS}$

### Notes:

- 1. Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to conditions as specified in the operational sections of this data sheet.
- 2. VDE certifies storage temperature from -40 to 150 °C.
- 3. See "6. Ordering Guide" on page 24 for more information.

### **Table 5. Recommended Operating Conditions**

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Ambient Operating Temperature*	T <sub>A</sub>	150 Mbps, 15 pF, 5 V	-40	25	125	C°
Supply Voltage	V <sub>DD1</sub>		2.70	_	5.5	V
	$V_{DD2}$		2.70	_	5.5	V

\*Note: The maximum ambient temperature is dependent upon data frequency, output loading, the number of operating channels, and supply voltage.

### Table 6. Regulatory Information\*

#### **CSA**

The Si84xx is certified under CSA Component Acceptance Notice 5A. For more details, see File 232873.

#### **VDE**

The Si84xx is certified according to IEC 60747-5-2. For more details, see File 5006301-4880-0001.

#### UL

The Si84xx is certified under UL1577 component recognition program. For more details, see File E257455.

\*Note: Regulatory Certifications apply to 2.5 kV<sub>RMS</sub> rated devices which are production tested to 3.0 kV<sub>RMS</sub> for 1 sec. For more information, see "6. Ordering Guide" on page 24.



Table 7. Insulation and Safety-Related Specifications

Parameter	Symbol	Test Condition	Value	Unit
Nominal Air Gap (Clearance) <sup>1</sup>	L(IO1)		4.9	mm
Nominal External Tracking (Creepage) <sup>1</sup>	L(IO2)		4.01	mm
Minimum Internal Gap (Internal Clearance)			0.008	mm
Tracking Resistance (Comparative Tracking Index)	СТІ	DIN IEC 60112/VDE 0303 Part 1	>175	V
Resistance (Input-Output) <sup>2</sup>	R <sub>IO</sub>		10 <sup>12</sup>	Ω
Capacitance (Input-Output) <sup>2</sup>	C <sub>IO</sub>	f = 1 MHz	1.0	pF
Input Capacitance <sup>3</sup>	C <sub>I</sub>		4.0	pF

#### Notes:

- 1. The values in this table correspond to the nominal creepage and clearance values as detailed in "7. Package Outline: 8-Pin Narrow Body SOIC" on page 25. VDE certifies the clearance and creepage limits as 4.7 mm minimum for the NB SOIC-8 package. UL does not impose a clearance and creepage minimum for component level certifications. CSA certifies the clearance and creepage limits as 3.9 mm minimum for the NB SOIC-8 package.
- 2. To determine resistance and capacitance, the Si84xx is converted into a 2-terminal device. Pins 1–4 are shorted together to form the first terminal and pins 5–8 are shorted together to form the second terminal. The parameters are then measured between these two terminals.
- 3. Measured from input pin to ground.

### Table 8. IEC 60664-1 (VDE 0844 Part 2) Ratings

Parameter	Test Conditions	Specification
Basic isolation group	Material Group	IIIa
	Rated Mains Voltages ≤ 150 V <sub>RMS</sub>	I-IV
Installation Classification	Rated Mains Voltages ≤ 300 V <sub>RMS</sub>	I-III
	Rated Mains Voltages ≤ 400 V <sub>RMS</sub>	1-11



Table 9. IEC 60747-5-2 Insulation Characteristics for Si84xxxB\*

Parameter	Symbol	Test Condition	Characteristic	Unit
Maximum Working Insulation Voltage	V <sub>IORM</sub>		560	V peak
		Method a After Environmental Tests Subgroup 1 (V <sub>IORM</sub> x 1.6 = V <sub>PR</sub> , t <sub>m</sub> = 60 sec, Partial Discharge < 5 pC)	896	
Input to Output Test Voltage	V <sub>PR</sub>	Method b1 $(V_{IORM} \times 1.875 = V_{PR}, 100\%$ Production Test, $t_m = 1$ sec, Partial Discharge < 5 pC)	1050	V peak
		After Input and/or Safety Test Subgroup 2/3 (V <sub>IORM</sub> x 1.2 = V <sub>PR</sub> , t <sub>m</sub> = 60 sec, Partial Discharge < 5 pC)	672	
Highest Allowable Overvoltage (Transient Overvoltage, t <sub>TR</sub> = 10 sec)	V <sub>TR</sub>		4000	V peak
Pollution Degree (DIN VDE 0110, Table 1)			2	
Insulation Resistance at $T_S$ , $V_{IO} = 500 \text{ V}$	R <sub>S</sub>		>10 <sup>9</sup>	Ω
*Note: The Si84xx is suitable for basic electrical	al isolation v	with a climate classification of 40/125/2	21.	

### Table 10. IEC Safety Limiting Values<sup>1</sup>

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Case Temperature	T <sub>S</sub>		_	_	150	°C
Safety input, output, or supply current	I <sub>S</sub>	$\theta_{JA} = 140 \text{ °C/W},$ $V_{I} = 5.5 \text{ V},$ $T_{J} = 150 \text{ °C},$ $T_{A} = 25 \text{ °C}$	_	_	160	mA
Device Power Dissipation <sup>2</sup>	P <sub>D</sub>		_	_	150	mW

#### Notes

- 1. Maximum value allowed in the event of a failure; also see the thermal derating curve in Figure 2.
- 2. The Si841x/2x is tested with VDD1 = VDD2 = 5.5 V, TJ = 150 °C, CL = 15 pF, input a 150 Mbps 50% duty cycle square wave.

**Table 11. Thermal Characteristics** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
IC Junction-to-Air Thermal Resistance	$\theta_{JA}$			140	_	°C/W




Figure 2. (NB SOIC-8) Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2

Table 12. Si84xx Logic Operation Table

V <sub>I</sub> Input <sup>1,4</sup>	VDDI State <sup>1,2,3</sup>	VDDO State <sup>1,2,3</sup>	V <sub>O</sub> Output <sup>1,4</sup>	Comments
Н	Р	Р	Н	Normal aparation
L	Р	Р	L	Normal operation.
Х	UP	Р	L	Upon transition of VDDI from unpowered to powered, $V_{\rm O}$ returns to the same state as $V_{\rm I}$ in less than 1 $\mu$ s.
х	Р	UP	Undetermined	Upon transition of VDDO from unpowered to powered, $V_{\rm O}$ returns to the same state as $V_{\rm I}$ within 1 $\mu s$ .


#### Notes:

- 1. VDDI and VDDO are the input and output power supplies. V<sub>I</sub> and V<sub>O</sub> are the respective input and output terminals.
- 2. Powered (P) state is defined as 2.70 V < VDD < 5.5 V.
- **3.** Unpowered (UP) state is defined as VDD = 0 V.
- **4.** X = not applicable; H = Logic High; L = Logic Low.



### 2. Typical Performance Characteristics


The typical performance characteristics depicted in the following diagrams are for information purposes only. Refer to Tables 1, 2, and 3 for actual specification limits.



30 25 20 10 5 0 10 20 0 10 20 30 40 50 60 70 80 90 100 110 120 130 140 150 Data Rate (Mbps)

Figure 3. Si8410 Typical  $V_{DD1}$  Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation

Figure 6. Si8410 Typical V<sub>DD2</sub> Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation (15 pF Load)







Figure 4. Si8420 Typical V<sub>DD1</sub> Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation

Figure 7. Si8420 Typical V<sub>DD2</sub> Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation (15 pF Load)






Figure 5. Si8421 Typical V<sub>DD1</sub> or V<sub>DD2</sub> Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation (15 pF Load)

Figure 8. Propagation Delay vs. Temperature



### 3. Application Information

### 3.1. Theory of Operation

The operation of an Si84xx channel is analogous to that of an opto coupler, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up. A simplified block diagram for a single Si84xx channel is shown in Figure 9.





Figure 9. Simplified Channel Diagram

A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier. Referring to the Transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields. See Figure 10 for more details.





### 3.2. Eye Diagram

Figure 11 illustrates an eye-diagram taken on an Si8410. For the data source, the test used an Anritsu (MP1763C) Pulse Pattern Generator set to 1000 ns/div. The output of the generator's clock and data from an Si8410 were captured on an oscilloscope. The results illustrate that data integrity was maintained even at the high data rate of 150 Mbps. The results also show that 2 ns pulse width distortion and 250 ps peak jitter were exhibited.




Figure 11. Eye Diagram



### 3.3. Layout Recommendations

Dielectric isolation is a set of specifications produced by safety regulatory agencies from around the world, which describes the physical construction of electrical equipment that derives power from high-voltage power systems, such as  $100-240~V_{AC}$  systems or industrial power. The dielectric test (or HIPOT test) given in the safety specifications places a very high voltage between the input power pins of a product and the user circuits and the user-touchable surfaces of the product. For the IEC relating to products deriving their power from the  $100-240~V_{AC}$  power grids, the minimum test voltage is  $2500~V_{AC}$  (or  $3750~V_{DC}$ , the peak equivalent voltage).

There are two terms described in the safety specifications:

- Creepage—the distance along the insulating surface an arc may travel.
- Clearance—the shortest distance through air that an arc may travel.

Figure 12 illustrates the accepted method of providing the proper creepage distance along the surface. For a 120  $V_{AC}$  application, this distance is 3.2 mm, and the narrow-body SOIC package can be used. For a 220–240  $V_{AC}$  application, this distance is 6.4 mm, and a wide-body SOIC package must be used. There must be no copper traces within this 3.2 or 6.4 mm exclusion area, and the surface should have a conformal coating, such as solder resist. The digital isolator chip must straddle this exclusion area.




Figure 12. Creepage Distance

### 3.3.1. Supply Bypass

The Si841x and Si842x families require a 1  $\mu$ F bypass capacitor between V<sub>DD1</sub> and GND1 and V<sub>DD2</sub> and GND2. The capacitor should be placed as close as possible to the package. See "4. Errata and Design Migration Guidelines (Revision C Only)" on page 22 for more details.

#### 3.3.2. Output Pin Termination

The nominal output impedance of an isolator driver channel is approximately 85  $\Omega$ , ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.



#### 3.3.3. RF Radiated Emissions

The Si841x and Si842x families use an RF carrier frequency of approximately 700 MHz. This results in a small amount of radiated emissions at this frequency and its harmonics. The radiation is not from the IC but, rather, is due to a small amount of RF energy driving the isolated ground planes, which can act as a dipole antenna.

The unshielded Si8410 evaluation board passes FCC Class B (Part 15) requirements. Table 13 shows measured emissions compared to FCC requirements. Note that the data reflects worst-case conditions where all inputs are tied to logic 1 and the RF transmitters are fully active. Radiated emissions can be reduced if the circuit board is enclosed in a shielded enclosure or if the PCB is a less efficient antenna.

Frequency (MHz)	Measured (dBµV/m)	FCC Spec (dBµV/m)	Compared to Spec (dB)
712	29	37	-8
1424	39	54	-15
2136	42	54	-12
2848	43	54	-11
4272	44	54	-10
4984	44	54	-10
5696	44	54	-10

**Table 13. Radiated Emissions** 

### 3.3.4. RF, Magnetic, and Common Mode Transient Immunity

The Si84xx families have very high common mode transient immunity while transmitting data. This is typically measured by applying a square pulse with very fast rise/fall times between the isolated grounds. Measurements show no failures at 25 kV/ $\mu$ s (typical). During a high surge event, the output may glitch low for up to 20–30 ns, but the output corrects immediately after the surge event.

The Si84xx families pass the industrial requirements of CISPR24 for RF immunity of 10 V/m using an unshielded evaluation board. As shown in Figure 13, the isolated ground planes form a parasitic dipole antenna. The PCB should be laid-out to not act as an efficient antenna for the RF frequency of interest. RF susceptibility is also significantly reduced when the end system is housed in a metal enclosure, or otherwise shielded.

The Si841x digital isolator can be used in close proximity to large motors and various other magnetic-field producing equipment. In theory, data transmission errors can occur if the magnetic field is too large and the field is too close to the isolator. However, in actual use, the Si84xx devices provide extremely high immunity to external magnetic fields and have been independently evaluated to withstand magnetic fields of at least 1000 A/m according to the IEC 61000-4-8 and IEC 61000-4-9 specifications.




Figure 13. Dipole Antenna



### 4. Errata and Design Migration Guidelines (Revision C Only)

The following errata apply to Revision C devices only. See "6. Ordering Guide" on page 24 for more details. No errata exist for Revision D devices.

### 4.1. Power Supply Bypass Capacitors (Revision C Only)

When using the ISOpro isolators with power supplies  $\geq$  4.5 V, sufficient VDD bypass capacitors must be present on both the VDD1 and VDD2 pins to ensure the VDD rise time is less than 0.5 V/ $\mu$ s (which is > 9  $\mu$ s for a  $\geq$  4.5 V supply). Although rise time is power supply dependent,  $\geq$  1  $\mu$ F capacitors are required on both power supply pins (VDD1, VDD2) of the isolator device.

#### 4.1.1. Resolution

This issue has been corrected with Revision D of the device. Refer to "6. Ordering Guide" for current ordering information.

### 4.2. Latch Up Immunity (Revision C Only)

ISOpro latch up immunity generally exceeds  $\pm$  200 mA per pin. Exceptions: Certain pins provide < 100 mA of latch-up immunity. To increase latch-up immunity on these pins, 100  $\Omega$  of equivalent resistance must be included in series with *all* of the pins listed in Table 14. The 100  $\Omega$  equivalent resistance can be comprised of the source driver's output resistance and a series termination resistor. The Si8410 is not affected by the latch up immunity issue described above.

#### 4.2.1. Resolution


This issue has been corrected with Revision D of the device. Refer to "6. Ordering Guide" for current ordering information.

Table 14. Affected Ordering Part Numbers (Revision C Only)

Affected Ordering Part Numbers*	Device Revision	Pin#	Name	Pin Type		
SI8420SV-C-IS, SI8421SV-C-IS	C 3 A2 B1	A2	Input or Output			
		7	B1	Output		
*Note: "SV" = Speed Grade/Isolation Rating (AA, AB, BA, BB).						



## 5. Pin Descriptions



**Narrow Body SOIC** 

Name	SOIC-8 Pin# Si8410	SOIC-8 Pin# Si8420/21	Туре	Description
V <sub>DD1</sub>	1,3	1	Supply	Side 1 power supply.
GND1	4	4	Ground	Side 1 ground.
A1	2	2	Digital I/O	Side 1 digital input or output.
A2	NA	3	Digital I/O	Side 1 digital input or output.
B1	6	7	Digital I/O	Side 2 digital input or output.
B2	NA	6	Digital I/O	Side 2 digital input or output.
$V_{DD2}$	8	8	Supply	Side 2 power supply.
GND2	5,7	5	Ground	Side 2 ground.

### 6. Ordering Guide

Revision D devices are recommended for all new designs.




Figure 14. Ordering Part Number (OPN) Convention

Table 15. Ordering Guide for Valid OPNs<sup>1</sup>

Ordering Part Number (OPN)	Number of Inputs VDD1 Side	Number of Inputs VDD2 Side	Maximum Data Rate (Mbps)	Isolation Rating	Temp Range	Package Type
Si8410AB-D-IS	1	0	1		–40 to 125 °C NB SOI	
Si8410BB-D-IS	1	0	150			
Si8420AB-D-IS	2	0	1	2.5 kVrms		NR SOIC-8
Si8420BB-D-IS	2	0	150	2.5 KVIIIIS		NB 3010-0
Si8421AB-D-IS	1	1	1			
Si8421BB-D-IS	1	1	150			
Revision C Devices	s <sup>2</sup>					
Si8410AB-C-IS <sup>2</sup>	1	0	1			
Si8410BB-C-IS <sup>2</sup>	1	0	150			
Si8420AB-C-IS <sup>2</sup>	2	0	1	2 E k)/rma	–40 to 125 °C	ND OOLO S
Si8420BB-C-IS <sup>2</sup>	2	0	150	2.5 kVrms		NB SOIC-8
Si8421AB-C-IS <sup>2</sup>	1	1	1	•		
Si8421BB-C-IS <sup>2</sup>	1	1	150	•		
Notes:	I	1		1	1	ı

#### Notes

- 1. All packages are RoHS-compliant. Moisture sensitivity level is MSL2A with peak reflow temperature of 260 °C according to the JEDEC industry standard classifications and peak solder temperature.
- 2. Revision C devices are supported for existing designs, but Revision D is recommended for all new designs.



### 7. Package Outline: 8-Pin Narrow Body SOIC

Figure 15 illustrates the package details for the Si841x. Table 16 lists the values for the dimensions shown in the illustration.




Figure 15. 8-pin Small Outline Integrated Circuit (SOIC) Package

Table 16. Package Diagram Dimensions

Symbol	Millim	neters
Symbol	Min	Max
А	1.35	1.75
A1	0.10	0.25
A2	1.40 REF	1.55 REF
В	0.33	0.51
С	0.19	0.25
D	4.80	5.00
Е	3.80	4.00
е	1.27	BSC
Н	5.80	6.20
h	0.25	0.50
L	0.40	1.27
œ	0°	8°



### 8. Landing Pattern: 8-Pin Narrow Body SOIC

Figure 16 illustrates the recommended landing pattern details for the Si841x in an 8-pin narrow-body SOIC. Table 17 lists the values for the dimensions shown in the illustration.




Figure 16. PCB Landing Pattern: 8-Pin Narrow Body SOIC

**Table 17. PCM Landing Pattern Dimensions (8-Pin Narrow Body SOIC)** 

Dimension	Feature	(mm)
C1	Pad Column Spacing	5.40
E	Pad Row Pitch	1.27
X1	Pad Width	0.60
Y1	Pad Length	1.55

### Notes:

- 1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X173-8N for Density Level B (Median Land Protrusion).
- 2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.



## 9. Top Marking



Figure 17. Isolator Top Marking

**Table 18. Top Marking Explanations** 

Line 1 Marking:	Base Part Number Ordering Options (See Ordering Guide for more information).	Si84 = Isolator product series  XY = Channel Configuration  X = # of data channels (2, 1)  Y = # of reverse channels (1, 0)  S = Speed Grade  A = 1 Mbps; B = 150 Mbps  V = Insulation rating  A = 1 kV; B = 2.5 kV
Line 2 Marking:	YY = Year WW = Workweek	Assigned by Assembly Contractor. Corresponds to the year and workweek of the mold date.
	R = Product (OPN) Revision F = Wafer Fab	
Line 3 Marking:	Circle = 1.1 mm Diameter Left-Justified	"e3" Pb-Free Symbol First Two Characters of the Manufacturing Code
	A = Assembly Site I = Internal Code XX = Serial Lot Number	Last Four Characters of the Manufacturing Code



### **DOCUMENT CHANGE LIST**

### Revision 0.11 to Revision 0.21

- Rev 0.21 is the first revision of this document that applies to the new series of ultra low power isolators featuring pinout and functional compatibility with previous isolator products.
- Updated "1. Electrical Specifications".
- Updated "6. Ordering Guide".
- Added "9. Top Marking".

### Revision 0.21 to Revision 0.22

Updated all specs to reflect latest silicon.

### Revision 0.22 to Revision 0.23

- Updated all specs to reflect latest silicon.
- Added "4. Errata and Design Migration Guidelines (Revision C Only)" on page 22.

### **Revision 0.23 to Revision 1.0**

- Updated document to reflect availability of Revision D silicon.
- Updated Tables 1,2, and 3.
  - Updated all supply currents and channel-channel skew.
- Updated Table 4.
  - Updated absolute maximum supply voltage.
- Updated Table 7.
  - Updated clearance and creepage dimensions.
- Updated "4. Errata and Design Migration Guidelines (Revision C Only)" on page 22.
- Updated "6. Ordering Guide" on page 24.

### **Revision 1.0 to Revision 1.1**

- Updated Tables 1, 2, and 3.
  - Updated notes in tables to reflect output impedance of 85  $\Omega$ .
  - Updated rise and fall time specifications.
  - Updated CMTI value.

### Revision 1.1 to Revision 1.2

- Updated document throughout to include MSL improvements to MSL2A.
- Updated "6. Ordering Guide" on page 24.
  - Updated Note 1 in ordering guide table to reflect improvement and compliance to MSL2A moisture sensitivity level.



Notes:



### Si8410/20/21

### **CONTACT INFORMATION**

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500

Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

