## CY7C027V/027VN/027AV/028V CY7C037V/037AV/038V

### 3.3V 32K/64K x 16/18 Dual-Port Static

 RAM
## Features

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- $32 \mathrm{~K} \times 16$ organization (CY7C027V/027VN/027AV ${ }^{[1]}$ )

■ 64K x 16 organization (CY7C028V)
■ $32 \mathrm{~K} \times 18$ organization (CY7C037V/037AV ${ }^{[2]}$ )
■ 64K x 18 organization (CY7C038V)
■ 0.35 micron CMOS for optimum speed and power
■ High speed access: 15, 20, and 25 ns

- Low operating power
- Active: $\mathrm{I}_{\mathrm{CC}}=115 \mathrm{~mA}$ (typical)

■ Standby: $\mathrm{I}_{\mathrm{SB} 3}=10 \mu \mathrm{~A}$ (typical)

- Fully asynchronous operation
- Automatic power down
- Expandable data bus to $32 / 36$ bits or more using Master/Slave chip select when using more than one device
■ On-chip arbitration logic
■ Semaphores included to permit software handshaking between ports
■ INT flag for port-to-port communication
■ Separate upper-byte and lower-byte control
- Dual chip enables

■ Pin select for Master or Slave
■ Commercial and Industrial temperature ranges
■ 100-pin Pb-free TQFP and 100-pin TQFP

## Logic Block Diagram



## Notes

1. CY7C027V, CY7C027VN and CY7C027AV are functionally identical.
2. CY7C037V and CY7C037AV are functionally identical.
3. $\mathrm{I} / \mathrm{O}_{8}-1 / \mathrm{O}_{15}$ for x 16 devices; $\mathrm{I} / \mathrm{O}_{9}-\mathrm{I} / \mathrm{O}_{17}$ for x 18 devices.
4. $I / O_{0}-1 / O_{7}$ for X 16 devices; $\mathrm{I} / \mathrm{O}_{0}-1 / \mathrm{O}_{8}$ for X 18 devices.
5. $\mathrm{A}_{0}-\mathrm{A}_{14}$ for $32 \mathrm{~K} ; \mathrm{A}_{0}-\mathrm{A}_{15}$ for 64 K devices.
6. BUSY is an output in master mode and an input in slave mode.

## Pin Configurations

Figure 1. 100-Pin TQFP (Top View)


Note

1. This pin is NC for CY7C027V/027VN/027AV.

Pin Configurations (continued)
Figure 2. 100-Pin TQFP (Top View)


## Selection Guide

| Parameter | $\mathbf{- 1 5}$ | $\mathbf{- 2 0}$ | $\mathbf{- 2 5}$ | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Maximum Access Time | 15 | 20 | 25 | ns |
| Typical Operating Current | 125 | 120 | 115 | mA |
| Typical Standby Current for I $\mathrm{SB}_{\mathrm{SB}}$ (Both ports TTL level) | 35 | 35 | 30 | mA |
| Typical Standby Current for I ISB3 (Both ports CMOS level) | $10 \mu \mathrm{~A}$ | $10 \mu \mathrm{~A}$ | $10 \mu \mathrm{~A}$ | $\mu \mathrm{~A}$ |

[^0]
## Pin Definitions

| Left Port | Right Port | Description |
| :---: | :---: | :---: |
| $\overline{C E}_{0 L}, \mathrm{CE}_{1 \mathrm{~L}}$ | $\overline{C E}_{\underline{0 R}}, \mathrm{CE}_{1 \mathrm{R}}$ | Chip Enable ( $\overline{\mathrm{CE}}$ is LOW when $\overline{\mathrm{CE}}_{0} \leq \mathrm{V}_{\text {IL }}$ and $\mathrm{CE}_{1} \geq \mathrm{V}_{\text {IH }}$ ) |
| $\mathrm{R} / \mathrm{W}_{\mathrm{L}}$ | $\mathrm{R} / \mathrm{W}_{\mathrm{R}}$ | Read/Write Enable |
| $\overline{\mathrm{OE}}_{\mathrm{L}}$ | $\overline{\mathrm{OE}}_{\mathrm{R}}$ | Output Enable |
| $\mathrm{A}_{0 \mathrm{~L}}-\mathrm{A}_{15 \mathrm{~L}}$ | $\mathrm{A}_{0 \mathrm{R}}-\mathrm{A}_{15 \mathrm{R}}$ | Address ( $\mathrm{A}_{0}-\mathrm{A}_{14}$ for $32 \mathrm{~K} ; \mathrm{A}_{0}-\mathrm{A}_{15}$ for 64 K devices) |
| $\mathrm{I} / \mathrm{O}_{0 \mathrm{~L}}-\mathrm{l} / \mathrm{O}_{17 \mathrm{~L}}$ | $\mathrm{l} / \mathrm{O}_{0 \mathrm{R}}-\mathrm{l} / \mathrm{O}_{17 \mathrm{R}}$ |  |
| $\overline{S E M}_{L}$ | $\mathrm{SEM}_{\mathrm{R}}$ | Semaphore Enable |
| $\overline{U B}_{L}$ | $\overline{U B}_{R}$ | Upper Byte Select ( $1 / \mathrm{O}_{8}-\mathrm{l} / \mathrm{O}_{15}$ for x 16 devices; $\mathrm{I} / \mathrm{O}_{9}-\mathrm{l} / \mathrm{O}_{17}$ for $\times 18$ devices) |
| $\overline{L B}_{L}$ | $\overline{L B}_{\mathrm{R}}$ | Lower Byte Select (I/O $\mathrm{O}_{0}-\mathrm{l} / \mathrm{O}_{7}$ for x 16 devices; $\mathrm{I} / \mathrm{O}_{0}-\mathrm{l} / \mathrm{O}_{8}$ for x 18 devices) |
| $\mathrm{INT}_{\mathrm{L}}$ | $\mathrm{INT}_{\mathrm{R}}$ | Interrupt Flag |
| $\overline{B U S Y}_{L}$ | $\overline{B U S Y}_{R}$ | Busy Flag |
| M/S |  | Master or Slave Select |
| $\mathrm{V}_{\mathrm{CC}}$ |  | Power |
| GND |  | Ground |
| NC |  | No Connect |

## Architecture

The CY7C027V/027VN/027AV/028V and CY7037V/037AV/038V consist of an array of 32 K and 64 K words of 16 and 18 bits each of dual-port RAM cells, I/O and address lines, and control signals ( $\overline{\mathrm{CE}}, \overline{\mathrm{OE}}, \mathrm{R} \overline{\mathrm{W}}$ ). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a BUSY pin is provided on each port. Two interrupt (INT) pins can be utilized for port-to-port communication. Two semaphore (SEM) control pins are used for allocating shared resources. With the $M / \bar{S}$ pin, the devices can function as a master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). The devices also have an automatic power down feature controlled by $\overline{\mathrm{CE}}$. Each port is provided with its own output enable control ( $\overline{\mathrm{OE}})$, which allows data to be read from the device.

## Functional Description

## The CY7C027V/027VN/027AV/028V and

 CY7037V/037AV/038V are low power CMOS 32K, 64K x 16/18 dual-port static RAMs. Various arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided, permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be utilized as stand-alone 16/18-bit dual-port static RAMs or multiple devices can be combined to function as a 32/36-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 32/36-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.Each port has independent control pins: chip enable ( $\overline{\mathrm{CE}}$ ), read or write enable ( $\mathrm{R} / \overline{\mathrm{W}}$ ), and output enable ( $\overline{\mathrm{OE})}$. Two flags are provided on each port (BUSY and INT). BUSY signals that the port is trying to access the same location currently being accessed by the other port. The interrupt flag (INT) permits communication between ports or
systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power down feature is controlled independently on each port by a chip select (CE) pin.
The CY7C027V/027VN/027AV/028V and CY7037V/037AV/038V are available in 100-pin Thin Quad Plastic Flatpacks (TQFP).

## Write Operation

Data must be set up for a duration of $t_{\text {SD }}$ before the rising edge of $R \bar{W}$ to guarantee a valid write. A write operation is controlled by either the RNW pin (see Figure 7) or the CE pin (see Figure 8). Required inputs for non-contention operations are summarized in Table 1.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data is valid on the port $\mathrm{t}_{\mathrm{DDD}}$ after the data is presented on the other port.

## Read Operation

When reading the device, the user must assert both the $\overline{\mathrm{OE}}$ and $\overline{C E}$ pins. Data is available $t_{\text {ACE }}$ after $\overline{C E}$ or $t_{D O E}$ after $\overline{\mathrm{OE}}$ is asserted. If the user wishes to access a semaphore flag, then the SEM pin must be asserted instead of the $\overline{\mathrm{CE}}$ pin, and $\overline{\mathrm{OE}}$ must also be asserted.

## Interrupts

The upper two memory locations may be used for message passing. The highest memory location (7FFF for the CY7C027V/027VN/027AV/37V, FFFF for the CY7C028V/38V) is the mailbox for the right port and the second-highest memory location (7FFE for the CY7C027V/027VN/027AV/037V/037AV, FFFE for the CY7C028V/38V) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is
generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user defined.

Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it.
If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin.

The operation of the interrupts and their interaction with Busy are summarized in Table 2.

## Busy

The CY7C027V/027VN/027AV/028V and CY7037V/037AV/038V provide on-chip arbitration to resolve simultaneous memory location access (contention). If both ports' CEs are asserted and an address match occurs within $t_{p s}$ of each other, the busy logic determines which port has access. If $t_{\mathrm{PS}}$ is violated, one port definitely gains permission to the location, but it is not predictable which port gets that permission. $\overline{\mathrm{BUSY}}$ is asserted $\mathrm{t}_{\mathrm{BLA}}$ after an address match or $\mathrm{t}_{\mathrm{BLC}}$ after CE is taken LOW.

## Master/Slave

A $M / \bar{S}$ pin is provided to expand the word width by configuring the device as either a master or a slave. The BUSY output of the master is connected to the $\overline{B U S Y}$ input of the slave. This allows the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the BUSY input has settled ( $\mathrm{t}_{\mathrm{BLC}}$ or $\mathrm{t}_{\mathrm{BLA}}$ ), otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH , the $\mathrm{M} / \mathrm{S}$ pin allows the device to be used as a master and, therefore, the $\overline{B U S Y}$ line is an output. $\overline{B U S Y}$ can then be used to send the arbitration outcome to a slave.

## Semaphore Operation

The CY7C027V/027VN/027AV/028V and CY7037V/037AV/038V provide eight semaphore latches, which are separate from the dual-port memory locations. Semaphores
are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for $t_{\text {SOp }}$ before attempting to read the semaphore. The semaphore value is available $\mathrm{t}_{\text {SWRD }}+\mathrm{t}_{\mathrm{DOE}}$ after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side succeeds in gaining control of the semaphore. If the left side no longer requires the semaphore, $a$ one is written to cancel its request.
Semaphores are accessed by asserting SEM LOW. The $\overline{\text { SEM }}$ pin functions as a chip select for the semaphore latches (CE must remain HIGH during SEM LOW). A $0_{0-2}$ represents the semaphore address. OE and $R \bar{W}$ are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only $\mathrm{I} / \mathrm{O}_{0}$ is used. If a zero is written to the left port of an available semaphore, a one appears at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore is set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. Table 3 shows sample semaphore operations.

When reading a semaphore, all sixteen/eighteen data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within $\mathrm{t}_{\mathrm{SPS}}$ of each other, the semaphore is definitely obtained by one side or the other, but there is no guarantee which side controls the semaphore.

## Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage to Ground Potential................ -0.5 V to +4.6 V
DC Voltage Applied to
Outputs in High-Z State $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$

DC Input Voltage ${ }^{[2]}$.................................. -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$ Output Current into Outputs (LOW)............................. 20 mA Static Discharge Voltage.......................................... > 1100V Latch-up Current.................................................... > 200 mA

Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V} \pm 300 \mathrm{mV}$ |
| Industrial ${ }^{[3]}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V} \pm 300 \mathrm{mV}$ |

Electrical Characteristics Over the Operating Range


## Capacitance ${ }^{[5]}$

| Parameter | Description | Test Conditions | Max | Unit |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | 10 | pF |

[^1]Figure 3. AC Test Loads and Waveforms

(a) Normal Load (Load 1)

(b) Thévenin Equivalent (Load 1)

(c) Three-State Delay (Load 2)
(Used for $\mathrm{t}_{\mathrm{LZ}}, \mathrm{t}_{\mathrm{HZ}}, \mathrm{t}_{\mathrm{HZWE}}, \& \mathrm{t}_{\mathrm{LZWE}}$ including scope and jig)



ALL INPUTPULSES

## Switching Characteristics Over the Operating Range ${ }^{[6]}$

| Parameter | Description | CY7C027V/027VN/027AV/028V/ CY7C037V/037AV/038V |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -15 |  | -20 |  | -25 |  |  |
|  |  | Min | Max | Min | Max | Min | Max |  |
| Read Cycle |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{OHA}}$ | Output Hold From Address Change | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}{ }^{[7]}$ | $\overline{\mathrm{CE}}$ LOW to Data Valid |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {doe }}$ | OE LOW to Data Valid |  | 10 |  | 12 |  | 13 | ns |
| $\mathrm{t}_{\text {LZOE }}{ }^{[8,9,10]}$ | OE LOW to Low Z | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZOE }}{ }^{[8,9,10]}$ | OE HIGH to High Z |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {LZCE }}{ }^{[8,9,10]}$ | $\overline{\text { CE }}$ LOW to Low $Z$ | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\mathrm{HZCE}}{ }^{[8,9,10]}$ | CE HIGH to High Z |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\mathrm{PU}}{ }^{[10]}$ | CE LOW to Power Up | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PD }}{ }^{[10]}$ | CE HIGH to Power Down |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {ABE }}{ }^{[7]}$ | Byte Enable Access Time |  | 15 |  | 20 |  | 25 | ns |
| Write Cycle |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{Wc}}$ | Write Cycle Time | 15 |  | 20 |  | 25 |  | ns |
| $\mathrm{t}_{\text {SCE }}{ }^{[7]}$ | CE LOW to Write End | 12 |  | 16 |  | 20 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Valid to Write End | 12 |  | 16 |  | 20 |  | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold From Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{SA}}{ }^{[7]}$ | Address Setup to Write Start | 0 |  | 0 |  | 0 |  | ns |
| tpWE | Write Pulse Width | 12 |  | 17 |  | 22 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Setup to Write End | 10 |  | 12 |  | 15 |  | ns |

## Notes

6. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{O}} / \mathrm{l}_{\mathrm{OH}}$ and 30 pF load capacitance
7. To access RAM, $\overline{C E}=L, \overline{U B}=L, \overline{S E M}=H$. To access semaphore, $\overline{C E}=H$ and $\overline{S E M}=L$. Either condition must be valid for the entire $t_{S C E}$ time.
8. At any given temperature and voltage condition for any given device, $t_{\text {HZCE }}$ is less than $t_{\text {LZCE }}$ and $t_{\text {HZOE }}$ is less than $t_{\text {LZOE }}$.
9. Test conditions used are Load 2 .
10. This parameter is guaranteed by design, but it is not production tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Figure 11.

Switching Characteristics Over the Operating Range ${ }^{[6]}$ (continued)

| Parameter | Description | CY7C027V/027VN/027AV/028VI CY7C037V/037AV/038V |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -15 |  | -20 |  | -25 |  |  |
|  |  | Min | Max | Min | Max | Min | Max |  |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold From Write End | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{HZWE}}{ }^{[9,10]}$ | R/W LOW to High Z |  | 10 |  | 12 |  | 15 | ns |
| $\mathrm{t}_{\text {LZWE }}{ }^{[9,10]}$ | R/W WIGH to Low Z | 3 |  | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {WDD }}{ }^{[36]}$ | Write Pulse to Data Delay |  | 30 |  | 40 |  | 50 | ns |
| $\mathrm{t}_{\text {DDD }}{ }^{[36]}$ | Write Data Valid to Read Data Valid |  | 25 |  | 30 |  | 35 | ns |
| Busy Timing ${ }^{[1]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {BLA }}$ | $\overline{\text { BUSY }}$ LOW from Address Match |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {BHA }}$ | BUSY HIGH from Address Mismatch |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\mathrm{BLC}}$ | BUSY LOW from CE LOW |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {BHC }}$ | BUSY HIGH from CE HIGH |  | 15 |  | 16 |  | 17 | ns |
| $\mathrm{t}_{\mathrm{PS}}$ | Port Setup for Priority | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {WB }}$ | R/W HIGH after BUSY (Slave) | 0 |  | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {WH }}$ | R/W HIGH after BUSY HIGH (Slave) | 13 |  | 15 |  | 17 |  | ns |
| $\mathrm{t}_{\text {BDD }}{ }^{[13]}$ | BUSY HIGH to Data Valid |  | 15 |  | 20 |  | 25 | ns |
| Interrupt Timing ${ }^{[11]}$ |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {INS }}$ | INT Set Time |  | 15 |  | 20 |  | 20 | ns |
| $\mathrm{t}_{\text {INR }}$ | INT Reset Time |  | 15 |  | 20 |  | 20 | ns |
| Semaphore Timing |  |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {SOP }}$ | SEM Flag Update Pulse ( $\overline{\mathrm{OE}}$ or $\overline{\mathrm{SEM}})$ | 10 |  | 10 |  | 12 |  | ns |
| $\mathrm{t}_{\text {SWRD }}$ | SEM Flag Write to Read Time | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {SPS }}$ | SEM Flag Contention Window | 5 |  | 5 |  | 5 |  | ns |
| $\mathrm{t}_{\text {SAA }}$ | SEM Address Access Time |  | 15 |  | 20 |  | 25 | ns |

## Data Retention Mode

The
CY7C027V/027VN/027AV/028V
and CY7037V/037AV/038V are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention:

1. Chip enable ( $\overline{\mathrm{CE}}$ ) must be held HIGH during data retention, within $\mathrm{V}_{\mathrm{CC}}$ to $\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$.
2. $\overline{\mathrm{CE}}$ must be kept between $\mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}$ and $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$ during the power up and power down transitions.
3. The RAM can begin operation $>t_{R C}$ after $V_{C C}$ reaches the minimum operating voltage ( 3.0 volts).

| Parameter | Test Conditions ${ }^{[14]}$ | Max | Unit |
| :--- | :--- | :---: | :---: |
| $\mathrm{ICC}_{\mathrm{DR} 1}$ | At $\mathrm{VCC}_{\mathrm{DR}}=2 \mathrm{~V}$ | 50 | $\mu \mathrm{~A}$ |

[^2]
## Switching Waveforms

Figure 4. Read Cycle No. 1 (Either Port Address Access) ${ }^{[15,16,17]}$


Figure 5. Read Cycle No. 2 (Either Port $\overline{\mathrm{CE}} / \overline{\mathrm{OE}}$ Access) ${ }^{[15,18,19]}$


Figure 6. Read Cycle No. 3 (Either Port) ${ }^{[15, ~ 17, ~ 18, ~ 19] ~}$


[^3]
## Switching Waveforms(continued)

Figure 7. Write Cycle No. 1: R/W Controlled Timing ${ }^{[20,21,22,23]}$


Figure 8. Write Cycle No. 2: $\overline{\operatorname{CE}}$ Controlled Timing ${ }^{[20,21,22,28]}$


[^4]Switching Waveforms(continued)


Figure 10. Timing Diagram of Semaphore Contention ${ }^{[30,31, ~ 32]}$


[^5]
## Switching Waveforms(continued)

Figure 11. Timing Diagram of Read with $\overline{\mathrm{BUSY}}(\mathrm{M} / \overline{\mathrm{S}}=\mathrm{HIGH})^{[33]}$


Figure 12. Write Timing with Busy Input (M/ $\bar{S}=L O W$ )


[^6]Switching Waveforms(continued)
Figure 13. Busy Timing Diagram No. 1 ( $\overline{\text { CE }}$ Arbitration) ${ }^{[34]}$


Figure 14. Busy Timing Diagram No. 2 (Address Arbitration) ${ }^{[34]}$
Left Address Valid First:


Right Address Valid First:


Note
34. If $t_{P S}$ is violated, the busy signal is asserted on one side or the other, but there is no guarantee to which side $\overline{B U S Y}$ is asserted.

Switching Waveforms(continued)
Figure 15. Interrupt Timing Diagrams


Right Side Sets $\overline{\mathrm{INT}}_{\mathrm{L}}$ :


Left Side Clears $\overline{I N T}_{\mathrm{L}}$ :


## Notes

35. $\mathrm{t}_{\mathrm{HA}}$ depends on which enable pin $\left(\overline{\mathrm{CE}}_{\mathrm{L}}\right.$ or $\left.\mathrm{R} \bar{W}_{\mathrm{L}}\right)$ is deasserted first.
36. $\mathrm{t}_{\text {INS }}$ or $\mathrm{t}_{\text {INR }}$ depends on which enable pin $\left(\overline{C E}_{L}\right.$ or $\left.R \bar{W}_{\mathrm{W}}\right)$ is asserted last.

Table 1. Non-Contending Read/Write

| Inputs |  |  |  |  |  | Outputs |  | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CE}}$ | R/W | $\overline{\mathrm{OE}}$ | $\overline{\text { UB }}$ | $\overline{\text { LB }}$ | $\overline{\text { SEM }}$ | $\mathrm{l} / \mathrm{O}_{9}-\mathrm{l} / \mathrm{O}_{17}$ | $\mathrm{I} / \mathrm{O}_{0}-1 / \mathrm{O}_{8}$ |  |
| H | X | X | X | X | H | High Z | High Z | Deselected: Power Down |
| X | X | X | H | H | H | High Z | High Z | Deselected: Power Down |
| L | L | X | L | H | H | Data In | High Z | Write to Upper Byte Only |
| L | L | X | H | L | H | High Z | Data In | Write to Lower Byte Only |
| L | L | X | L | L | H | Data In | Data In | Write to Both Bytes |
| L | H | L | L | H | H | Data Out | High Z | Read Upper Byte Only |
| L | H | L | H | L | H | High Z | Data Out | Read Lower Byte Only |
| L | H | L | L | L | H | Data Out | Data Out | Read Both Bytes |
| X | X | H | X | X | X | High Z | High Z | Outputs Disabled |
| H | H | L | X | X | L | Data Out | Data Out | Read Data in Semaphore Flag |
| X | H | L | H | H | L | Data Out | Data Out | Read Data in Semaphore Flag |
| H | $\square$ | X | X | X | L | Data In | Data In | Write $\mathrm{D}_{\text {INO }}$ into Semaphore Flag |
| X | $\cdots$ | X | H | H | L | Data In | Data In | Write $\mathrm{D}_{\text {IN0 }}$ into Semaphore Flag |
| L | X | X | L | X | L |  |  | Not Allowed |
| L | X | X | X | L | L |  |  | Not Allowed |

Table 2. Interrupt Operation Example (assumes $\left.\overline{\mathrm{BUSY}}_{\mathrm{L}}=\overline{\mathrm{BUSY}}_{\mathrm{R}}=\mathrm{HIGH}\right)^{[37]}$

|  | Left Port |  |  |  |  | Right Port |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Function | $\mathrm{R} / \bar{W}_{\mathrm{L}}$ | $\overline{C E}_{L}$ | $\overline{\mathrm{OE}}_{\mathrm{L}}$ | $\mathrm{A}_{0 L-14 L}$ | $\overline{\mathbf{I N T}}_{\mathrm{L}}$ | $\mathrm{R} / \bar{W}_{\mathrm{R}}$ | $\overline{C E}_{R}$ | $\overline{\mathrm{OE}}_{\mathrm{R}}$ | $\mathrm{A}_{0 \mathrm{R}-14 \mathrm{R}}$ | $\mathrm{INT}_{\mathrm{R}}$ |
| Set Right $\overline{\mathrm{INT}}_{\mathrm{R}}$ Flag | L | L | X | 7FFF | X | X | X | X | X | $L^{\text {[39] }}$ |
| Reset Right $\overline{\mathrm{INT}}_{\mathrm{R}}$ Flag | X | X | X | X | X | X | L | L | 7FFF | $\mathrm{H}^{[38]}$ |
| Set Left $\overline{\mathrm{NT}}_{\text {L }}$ Flag | X | X | X | X | $\mathrm{L}^{[38]}$ | L | L | X | 7FFE | X |
| Reset Left $\overline{\mathrm{NT}}_{\mathrm{L}}$ Flag | X | L | L | 7FFE | $\mathrm{H}^{[39]}$ | X | X | X | X | X |

Table 3. Semaphore Operation Example

| Function | $\mathbf{I / O} \mathbf{O}_{\mathbf{0}}-\mathbf{I / \mathbf { O } _ { \mathbf { 1 7 } } \text { Left }}$ | $\mathbf{I /} \mathbf{O}_{\mathbf{0}}-\mathbf{l / \mathbf { O } _ { \mathbf { 1 7 } } \text { Right }}$ |  |
| :--- | :---: | :---: | :--- |
| No action | 1 | 1 | Semaphore free |
| Left port writes 0 to semaphore | 0 | 1 | Left port has semaphore token |
| Right port writes 0 to semaphore | 0 | 1 | No change. Right side has no write access to semaphore |
| Left port writes 1 to semaphore | 1 | 0 | Right port obtains semaphore token |
| Left port writes 0 to semaphore | 1 | 0 | No change. Left port has no write access to semaphore |
| Right port writes 1 to semaphore | 0 | 1 | Left port obtains semaphore token |
| Left port writes 1 to semaphore | 1 | 1 | Semaphore free |
| Right port writes 0 to semaphore | 1 | 0 | Right port has semaphore token |
| Right port writes 1 to semaphore | 1 | 1 | Semaphore free |
| Left port writes 0 to semaphore | 0 | 1 | Left port has semaphore token |
| Left port writes 1 to semaphore | 1 | 1 | Semaphore free |

## Notes

37. $\mathrm{A}_{0 \mathrm{~L}-15 \mathrm{~L}}$ and $\mathrm{A}_{0 \mathrm{R}-15 \mathrm{R}}$,FFFF/FFFE for the $\mathrm{CY} 7 \mathrm{CO} 28 \mathrm{~V} / 038 \mathrm{~V}$.
38. If $\underline{B U S Y}_{R}=L$, then no change.
39. If $B U S Y_{L}=L$, then no change

## Ordering Information

## 32K x16 3.3V Asynchronous Dual-Port SRAM

| Speed <br> (ns) | Ordering Code | Package <br> Name | Package Type | Operating <br> Range |
| :---: | :--- | :---: | :--- | :--- |
| 15 | CY7C027V-15AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C027V-15AXC | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Commercial |
|  | CY7C027VN-15AXC | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Commercial |
| 20 | CY7C027V-20AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C027V-20AXC | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Commercial |
|  | CY7C027V-25AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C027V-25AXC | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Commercial |
|  | CY7C027AV-25AXI | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Industrial |

64K x16 3.3V Asynchronous Dual-Port SRAM

| Speed <br> (ns) | Ordering Code | Package <br> Name | Operating <br> Range |  |
| :---: | :--- | :---: | :--- | :--- |
| 15 | CY7C028V-15AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C028V-15AXC | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Commercial |
|  | CY7C028V-20AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C028V-20AXC | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Commercial |
|  | CY7C028V-20AI | A100 | 100-Pin Thin Quad Flat Pack | Industrial |
|  | CY7C028V-20AXI | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Industrial |
| 25 | CY7C028V-25AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C028V-25AXC | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Commercial |

## 32K x18 3.3V Asynchronous Dual-Port SRAM

| Speed <br> (ns) | Ordering Code | Package <br> Name | Package Type | Operating <br> Range |
| :---: | :--- | :---: | :--- | :--- |
| 15 | CY7C037V-15AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C037V-15AXC | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Commercial |
| 20 | CY7C037V-20AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C037AV-20AXC | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Commercial |
| 25 | CY7C037V-25AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C037V-25AXC | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Commercial |

## 64K x18 3.3V Asynchronous Dual-Port SRAM

| Speed <br> (ns) | Ordering Code | Package <br> Name | Operating <br> Range |  |
| :---: | :--- | :---: | :--- | :--- |
| 15 | CY7C038V-15AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C038V-15AXC | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Commercial |
|  | CY7C038V-20AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C038V-20AXC | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Commercial |
|  | CY7C038V-20AI | A100 | 100-Pin Thin Quad Flat Pack | Industrial |
|  | CY7C038V-20AXI | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Industrial |
| 25 | CY7C038V-25AC | A100 | 100-Pin Thin Quad Flat Pack | Commercial |
|  | CY7C038V-25AXC | A100 | 100-Pin Pb-Free Thin Quad Flat Pack | Commercial |

## Package Diagram

Figure 16. 100-Pin Pb-Free Thin Plastic Quad Flat Pack (TQFP) A100


51-85048-*C

## Document History Page

Document Title: CY7C027V/027VN/027AV/CY7C028V/037V/037AV/038V 3.3V 32K/64K x 16/18 Dual Port Static RAM Document Number: 38-06078

| Rev. | ECN No. | Orig. of <br> Change | Submission <br> Date | Description of Change |
| :---: | :---: | :---: | :---: | :--- |
| $* *$ | 237626 | YDT | $6 / 30 / 04$ | Converted data sheet from old spec 38-00670 to conform with new data <br> sheet. Removed cross information from features section |
| *A | 259110 | JHX | See ECN | Added Pb-Free packaging information. |
| *B | 2623540 | VKN/PYRS | $12 / 17 / 08$ | Added CY7C027VN, CY7C027AV and CY7C037AV parts <br> Updated Ordering information table |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

## Products

PSoC
Clocks \& Buffers
Wireless
Memories
Image Sensors
psoc.cypress.com
clocks.cypress.com
wireless.cypress.com
memory.cypress.com
image.cypress.com

PSoC Solutions
General
Low Power/Low Voltage
Precision Analog
LCD Drive
CAN 2.0b
USB
psoc.cypress.com/solutions psoc.cypress.com/low-power psoc.cypress.com/precision-analog psoc.cypress.com/lcd-drive psoc.cypress.com/can psoc.cypress.com/usb

[^7]
[^0]:    Note
    2. This pin is NC for $\mathrm{CY} 7 \mathrm{C} 037 \mathrm{~V} / 037 \mathrm{AV}$.

[^1]:    Notes
    2. Pulse width < 20 ns .
    3. Industrial parts are available in CY7C028V and CY7C038V only
    4. $f_{M A X}=1 / t_{R C}=$ All inputs cycling at $f=1 / t_{R C}$ (except output enable). $f=0$ means no address or control lines change. This applies only to inputs at CMOS level standby $I_{S B 3}$.
    5. Tested initially and after any design or process changes that may affect these parameters.

[^2]:    Notes
    11. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Figure 11 waveform.
    12. Test conditions used are Load 1.
    13. $t_{B D D}$ is a calculated parameter and is the greater of $t_{W D D}-t_{P W E}$ (actual) or $t_{D D D}-t_{S D}$ (actual). 14. $\mathrm{CE}=\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\text {in }}=\mathrm{GND}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. This parameter is guaranteed but not tested.

[^3]:    Notes
    15. R/W is HIGH for read cycles.
    16. Device is continuously selected $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ and $\overline{\mathrm{UB}}$ or $\overline{\mathrm{LB}}=\mathrm{V}_{\mathrm{IL}}$. This waveform cannot be used for semaphore reads.
    17. $\overline{O E}=V_{I I}$.
    18. Address valid prior to or coincident with $\overline{C E}$ transition LOW.
    19. To access RAM, $\overline{C E}=V_{I L}, \overline{U B}$ or $\overline{L B}=V_{I L}, \overline{S E M}=V_{I H}$. To access semaphore, $\overline{C E}=V_{I H}, \overline{S E M}=V_{I L}$.

[^4]:    Notes
    20. R/ $\overline{\mathrm{W}}$ must be HIGH during all address transitions.
    21. A write occurs during the overlap ( $\mathrm{t}_{\text {SCE }}$ or $\mathrm{t}_{\text {PWE }}$ ) of a LOW $\overline{\mathrm{CE}}$ or $\overline{\operatorname{SEM}}$ and a LOW $\overline{\mathrm{UB}}$ or $\overline{\mathrm{LB}}$.
    22. $t_{H A}$ is measured from the earlier of $\overline{C E}$ or $R / \bar{W}$ or (SEM or $R \bar{W}$ ) going HIGH at the end of write cycle.
    23. If $\overline{O E}$ is LOW during a $R \bar{M}$ controlled write cycle, the write pulse width must be the larger of $t_{P W E}$ or ( $t_{H Z W E}+t_{S D}$ ) to allow the $l / O$ drivers to turn off and data to be placed on the bus for the required $t_{S D}$. If $\overline{\mathrm{OE}}$ is HIGH during an $\mathrm{R} \overline{\mathrm{W}}$ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified $\mathrm{t}_{\mathrm{PWE}}$. 24. To access RAM, $\overline{C E}=\mathrm{V}_{\mathrm{LL}}, \overline{\mathrm{SEM}}=\mathrm{V}_{\mathrm{H}}$.
    25. To access upper byte, $\overline{C E}=V_{I L}, \overline{U B}=V_{I L}, \overline{S E M}=V_{I H}$.

    To access lower byte, $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{LB}=\mathrm{V}_{\mathrm{IL}}, \mathrm{SEM}=\mathrm{V}_{\mathrm{IH}}$.
    26. Transition is measured $\pm 500 \mathrm{mV}$ from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not $100 \%$ tested.
    27. During this period, the I/O pins are in the output state, and input signals must not be applied
    28. If the CE or SEM LOW transition occurs simultaneously with or after the RNW LOW transition, the outputs remain in the high impedance state.

[^5]:    Notes
    29. $\overline{\mathrm{CE}}=\mathrm{HIGH}$ for the duration of the above timing (both write and read cycle)
    30. $I / O_{O R}=I / O_{O L}=L O W$ (request semaphore); $\overline{C E}_{R}=\overline{C E}_{L}=H I G H$.
    31. Semaphores are reset (available to both ports) at cycle start.
    32. If $\mathrm{t}_{\text {SPS }}$ is violated, the semaphore is definitely obtained by one side or the other, but which side gets the semaphore is unpredictable.

[^6]:    Note
    33. $\overline{\mathrm{CE}}_{\mathrm{L}}=\overline{\mathrm{CE}}_{\mathrm{R}}=\mathrm{LOW}$

[^7]:    c Cypress Semiconductor Corporation, 2001-2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

    Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress

    Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

    Use may be limited by and subject to the applicable Cypress software license agreement

