




# 3.3V 64K/128K x 8/9 Dual-Port Static RAM

### **Features**

- True Dual-Ported memory cells which allow simultaneous access of the same memory location
- 64K x 8 organization (CY7C008)
- 128K x 8 organization (CY7C009)
- 64K x 9 organization (CY7C018)
- 128K x 9 organization (CY7C019)
- · 0.35-micron CMOS for optimum speed/power
- · High-speed access: 15/20/25 ns
- · Low operating power
  - Active: I<sub>CC</sub> = 115 mA (typical)
  - Standby:  $I_{SB3}$  = 10  $\mu$ A (typical)
- · Fully asynchronous operation

- · Automatic power-down
- Expandable data bus to 16/18 bits or more using Master/Slave chip select when using more than one device
- On-chip arbitration logic
- Semaphores included to permit software handshaking between ports
- INT flag for port-to-port communication
- Dual Chip Enables
- · Pin select for Master or Slave
- · Commercial and Industrial Temperature Ranges
- Available in 100-pin TQFP
- Pb-Free packages available



### Notes

- 1.  $I/O_0-I/O_7$  for x8 devices;  $I/O_0-I/O_8$  for x9 devices.
- 2. A<sub>0</sub>-A<sub>15</sub> for 64K devices; A<sub>0</sub>-A<sub>16</sub> for 128K.
- 3. BUSY is an output in master mode and an input in slave mode.

Cypress Semiconductor Corporation Document #: 38-06044 Rev. \*C

198 Champion Court •

San Jose, CA 95134-1709

-1709 • 408-943-2600 Revised September 6, 2005




### **Functional Description**

The CY7C008V/009V and CY7018V/019V are low-power CMOS 64K, 128K x 8/9 dual-port static RAMs. Various arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be utilized as standalone 8/9-bit dual-port static RAMs or multiple devices can be combined in order to function as a 16/18-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 16/18-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, buffering, communications status dual-port video/graphics memory.

Each port has independent control pins: chip enable ( $\overline{\text{CE}}$ ), read or write enable ( $\overline{\text{R/W}}$ ), and output enable ( $\overline{\text{OE}}$ ). Two flags are provided on each port (BUSY and INT). BUSY signals that the port is trying to access the same location currently being accessed by the other port. The interrupt flag ( $\overline{\text{INT}}$ ) permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlled independently on each port by a chip select ( $\overline{\text{CE}}$ ) pin.

The CY7C008V/009V and CY7018V/019V are available in 100-pin Thin Quad Plastic Flatpacks (TQFP).

### **Pin Configurations**




### Note:

4. This pin is NC for CY7C008V.



### Pin Configurations (continued)



### **Selection Guide**

	CY7C008V/009V CY7C018V/019V -15	CY7C008V/009V CY7C018V/019V -20	CY7C008V/009V CY7C018V/019V -25	Unit
Maximum Access Time	15	20	25	ns
Typical Operating Current	125	120	115	mA
Typical Standby Current for I <sub>SB1</sub> (Both ports TTL level)	35	35	30	mA
Typical Standby Current for I <sub>SB3</sub> (Both ports CMOS level)	10 μΑ	10 μΑ	10 μΑ	μА

### Note:

5. This pin is NC for CY7C018V.



### **Pin Definitions**

Left Port	Right Port	Description			
CE <sub>0L</sub> , CE <sub>1L</sub>	CE <sub>R</sub> , CE <sub>1R</sub>	Chip Enable ( $\overline{CE}$ is LOW when $\overline{CE}_0 \le V_{IL}$ and $CE_1 \ge V_{IH}$ )			
$R/\overline{W}_L$	R/W <sub>R</sub>	Read/Write Enable			
ŌĒL	ŌĒ <sub>R</sub>	Output Enable			
A <sub>0L</sub> -A <sub>16L</sub>	A <sub>0R</sub> -A <sub>16R</sub>	Address (A <sub>0</sub> –A <sub>15</sub> for 64K devices and A <sub>0</sub> –A <sub>16</sub> for 128K devices)			
I/O <sub>0L</sub> –I/O <sub>8L</sub>	I/O <sub>0R</sub> –I/O <sub>8R</sub>	Data Bus Input/Output (I/O <sub>0</sub> –I/O <sub>7</sub> for x8 devices and I/O <sub>0</sub> –I/O <sub>8</sub> for x9)			
SEM <sub>L</sub>	SEM <sub>R</sub>	Semaphore Enable			
ĪNT <sub>L</sub>	INT <sub>R</sub>	Interrupt Flag			
BUSY <sub>L</sub>	BUSY <sub>R</sub>	Busy Flag			
M/S		Master or Slave Select			
V <sub>CC</sub>		Power			
GND		Ground			
NC		No Connect			

### Maximum Ratings<sup>[6]</sup>

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .....-65°C to +150°C Ambient Temperature with Power Applied ......55°C to +125°C Supply Voltage to Ground Potential ..... -0.5V to +4.6V DC Voltage Applied to Outputs in High Z State.....-0.5V to V<sub>CC</sub>+0.5V

DC Input Voltage	0.5V to V <sub>CC</sub> +0.5V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage	>1100V
Latch-Up Current	>200 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Commercial	0°C to +70°C	3.3V ± 300 mV
Industrial <sup>[7]</sup>	–40°C to +85°C	3.3V ± 300 mV

- The Voltage on any input or I/O pin cannot exceed the power pin during power-up.
   Industrial parts are available in CY7C009V and CY7C019V only.




### **Electrical Characteristics** Over the Operating Range

							C008V C018V					
				-15			-20		-25			
Parameter	Description		Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage (V <sub>CC</sub> = Min., I <sub>OH</sub> = -	-4.0 mA)	2.4			2.4			2.4			V
$V_{OL}$	Output LOW Voltage (V <sub>CC</sub> = Min., I <sub>OH</sub> = +	-4.0 mA)			0.4			0.4			0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2			2.2			2.2			V
V <sub>IL</sub>	Input LOW Voltage				0.8			8.0			0.8	V
I <sub>IX</sub>	Input Leakage Current				5	-5		5	<b>-</b> 5		5	μА
I <sub>OZ</sub>	Output Leakage Current		-10		10	-10		10	-10		10	μА
I <sub>CC</sub>	Operating Current (V <sub>CC</sub> =Max.	Com'l.		125	185		120	175		115	165	mA
	I <sub>OUT</sub> = 0 mA) Outputs Disabled	Ind. <sup>[7]</sup>					140	195				mA
I <sub>SB1</sub>	Standby Current (Both Ports TTL Level)	Com'l.		35	50		35	45		30	40	mA
	$\overline{CE}_L \& \overline{CE}_R \ge V_{IH}, f = f_{MAX}$	Ind. <sup>[7]</sup>					45	55			•	mA
I <sub>SB2</sub>	Standby Current (One Port TTL Level)	Com'l.		80	120		75	110		65	95	mA
	$\overline{CE}_L \mid \overline{CE}_R \ge V_{IH}, f = f_{MAX}$	Ind. <sup>[7]</sup>					85	120			•	mA
I <sub>SB3</sub>	Standby Current (Both Ports CMOS	Com'l.		10	250		10	250		10	250	μА
	Level) $CE_L \& CE_R \ge V_{CC} - 0.2V$ , $f = 0$				•		10	250				μА
I <sub>SB4</sub>	Standby Current (One Port CMOS Level) $CE_L \mid CE_R \ge V_{IH}, f = f_{MAX}^{[8]}$	Com'l.		75	105		70	95		60	80	mA
	$CE_L \mid CE_R \ge V_{IH}, f = f_{MAX}^{LOJ}$	Ind. <sup>[7]</sup>			•		80	105			•	mA

### Capacitance<sup>[9]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz,	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3V$	10	pF

### **AC Test Loads and Waveforms**



- 8. f<sub>MAX</sub> = 1/t<sub>RC</sub> = All inputs cycling at f = 1/t<sub>RC</sub> (except output enable). f=0 means no address or control lines change. This applies only to inputs at CMOS level standby l<sub>SB3</sub>.

  9. Tested initially and after any design or process changes that may affect these parameters.



### Switching Characteristics Over the Operating Range<sup>[10]</sup>

				CY7C00 CY7C01	08V/009V 18V/019V			
		-	15	-:	20		25	1
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE		•			•			•
t <sub>RC</sub>	Read Cycle Time	15		20		25		ns
t <sub>AA</sub>	Address to Data Valid		15		20		25	ns
t <sub>OHA</sub>	Output Hold From Address Change	3		3		3		ns
t <sub>ACE</sub> <sup>[11]</sup>	CE LOW to Data Valid		15		20		25	ns
t <sub>DOE</sub>	OE LOW to Data Valid		10		12		13	ns
t <sub>LZOE</sub> [12, 13, 14]	OE LOW to Low Z	3		3		3		ns
t <sub>HZOE</sub> [12, 13, 14]	OE HIGH to High Z		10		12		15	ns
t <sub>LZCE</sub> <sup>[12, 13, 14]</sup>	CE LOW to Low Z	3		3		3		ns
t <sub>HZCE</sub> <sup>[12, 13, 14]</sup>	CE HIGH to High Z		10		12		15	ns
t <sub>PU</sub> <sup>[14]</sup>	CE LOW to Power-Up	0		0		0		ns
t <sub>PD</sub> <sup>[14]</sup>	CE HIGH to Power-Down		15		20		25	ns
t <sub>ABE</sub> <sup>[11]</sup>	Byte Enable Access Time		15		20		25	ns
WRITE CYCL	E		l			•		•
$t_{WC}$	Write Cycle Time	15		20		25		ns
t <sub>SCE</sub> <sup>[11]</sup>	CE LOW to Write End	12		16		20		ns
t <sub>AW</sub>	Address Valid to Write End	12		16		20		ns
t <sub>HA</sub>	Address Hold From Write End	0		0		0		ns
t <sub>SA</sub> <sup>[11]</sup>	Address Set-Up to Write Start	0		0		0		ns
t <sub>PWE</sub>	Write Pulse Width	12		17		22		ns
t <sub>SD</sub>	Data Set-Up to Write End	10		12		15		ns
t <sub>HD</sub>	Data Hold From Write End	0		0		0		ns
t <sub>HZWE</sub> [13, 14]	R/W LOW to High Z		10		12		15	ns
t <sub>LZWE</sub> [13, 14]	R/W HIGH to Low Z	3		3		3		ns
t <sub>WDD</sub> <sup>[15]</sup>	Write Pulse to Data Delay		30		40		50	ns
t <sub>DDD</sub> <sup>[15]</sup>	Write Data Valid to Read Data Valid		25		30		35	ns
BUSY TIMING	<u>[</u> 16]	<b> </b>	I.	II.			ı	
t <sub>BLA</sub>	BUSY LOW from Address Match		15		20		20	ns
t <sub>BHA</sub>	BUSY HIGH from Address Mismatch		15		20		20	ns
t <sub>BLC</sub>	BUSY LOW from CE LOW		15		20		20	ns
t <sub>BHC</sub>	BUSY HIGH from CE HIGH		15		16		17	ns
t <sub>PS</sub>	Port Set-Up for Priority	5		5		5		ns
t <sub>WB</sub>	R/W HIGH after BUSY (Slave)	0		0		0		ns

<sup>10.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{Ol}/I_{OH}$  and 30-pF load capacitance.

11. To access RAM,  $\overline{CE} = L$ ,  $\overline{UB} = L$ ,  $\overline{SEM} = H$ . To access semaphore,  $\overline{CE} = H$  and  $\overline{SEM} = L$ . Either condition must be valid for the entire  $t_{SCE}$  time.

<sup>12.</sup> At any given temperature and voltage condition for any given device,  $t_{HZCE}$  is less than  $t_{HZCE}$  and  $t_{HZCE}$  is less than  $t_{HZCE}$ .

<sup>13.</sup> Test conditions used are Load 2.

<sup>14.</sup> This parameter is guaranteed by design, but it is not production tested. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.

15. For information on port-to-port delay through RAM cells from writing port to reading port, refer to Read Timing with Busy waveform.

<sup>16.</sup> Test conditions used are Load 1.



### Switching Characteristics Over the Operating Range<sup>[10]</sup> (continued)


		CY7C008V/009V CY7C018V/019V							
		-	15	-:	20	-25			
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
t <sub>WH</sub>	R/W HIGH after BUSY HIGH (Slave)	13		15		17		ns	
t <sub>BDD</sub> <sup>[17]</sup>	BUSY HIGH to Data Valid		15		20		25	ns	
INTERRUPT 1	riming <sup>[16]</sup>	•	•		•	•	•	•	
t <sub>INS</sub>	INT Set Time		15		20		20	ns	
t <sub>INR</sub>	INT Reset Time		15		20		20	ns	
SEMAPHORE	TIMING	•	•		•	•	•	•	
t <sub>SOP</sub>	SEM Flag Update Pulse (OE or SEM)	10		10		12		ns	
t <sub>SWRD</sub>	SEM Flag Write to Read Time	5		5		5		ns	
t <sub>SPS</sub>	SEM Flag Contention Window	5		5		5		ns	
t <sub>SAA</sub>	SEM Address Access Time		15		20		25	ns	

### **Data Retention Mode**

The CY7C008V/009V and CY7018V/019V are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention:

- 1. Chip enable ( $\overline{CE}$ ) must be held HIGH during data retention, within  $V_{CC}$  to  $V_{CC}$  0.2V.
- 2.  $\overline{\text{CE}}$  must be kept between V<sub>CC</sub> 0.2V and 70% of V<sub>CC</sub> during the power-up and power-down transitions.
- 3. The RAM can begin operation >t<sub>RC</sub> after  $V_{CC}$  reaches the minimum operating voltage (3.0 volts).

### **Timing**



Parameter	Test Conditions <sup>[18]</sup>	Max.	Unit
ICC <sub>DR1</sub>	@ VCC <sub>DR</sub> = 2V	50	μА


### Notes

17. t<sub>BDD</sub> is a calculated parameter and is the greater of t<sub>WDD</sub>-t<sub>PWE</sub> (actual) or t<sub>DDD</sub>-t<sub>SD</sub> (actual).
18. CE = V<sub>CC</sub>, V<sub>in</sub> = GND to V<sub>CC</sub>, T<sub>A</sub> = 25°C. This parameter is guaranteed but not tested.




### **Switching Waveforms**


### Read Cycle No.1 (Either Port Address Access)<sup>[19, 20, 21]</sup>



## Read Cycle No.2 (Either Port $\overline{\text{CE}/\text{OE}}$ Access)[19, 22, 23]



## Read Cycle No. 3 (Either Port) [19, 21, 22, 23]




- 19. R/W is HIGH for read cycles.
- 20. Device is continuously selected  $\overline{CE}$  =  $V_{IL}$ . This waveform cannot be used for semaphore reads. 21.  $\overline{OE}$  =  $V_{IL}$ .

- 22. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.


  23. To access RAM,  $\overline{CE}$  = V<sub>IL</sub>,  $\overline{SEM}$  = V<sub>IH</sub>. To access semaphore,  $\overline{CE}$  = V<sub>IH</sub>,  $\overline{SEM}$  = V<sub>IL</sub>.



### Write Cycle No. 1: $R/\overline{W}$ Controlled Timing<sup>[24, 25, 26, 27]</sup>



### Write Cycle No. 2: $\overline{\text{CE}}$ Controlled Timing<sup>[24, 25, 26, 31]</sup>



- 24. R/W must be HIGH during all address transitions.

- 24. RW must be Figh during all address transitions.
   25. A write occurs during the overlap (t<sub>SCE</sub> or t<sub>PWE</sub>) of a LOW CE or SEM.
   26. t<sub>HA</sub> is measured from the earlier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle.
   27. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t<sub>PWE</sub> or (t<sub>HZWE</sub> + t<sub>SD</sub>) to allow the I/O drivers to turn off and data to be placed on the bus for the required t<sub>SD</sub>. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the required to the requ as short as the specified tp<sub>WE</sub>.

  28. To access RAM, CE = V<sub>IL</sub>, SEM = V<sub>IH</sub>.


  29. Transition is measured ±500 mV from steady state with a 5-pF load (including scope and jig). This parameter is sampled and not 100% tested.

- 30. During this period, the I/O pins are in the output state, and input signals must not be applied.


  31. If the CE or SEM LOW transition occurs simultaneously with or after the RW LOW transition, the outputs remain in the high-impedance state.



### Semaphore Read After Write Timing, Either Side<sup>[32]</sup>




## Timing Diagram of Semaphore Contention $^{[33,\;34,\;35]}$




- Notes:
  32. CE = HIGH for the duration of the above timing (both write and read cycle).
- 33. I/O $_{0R}$  = I/O $_{0L}$  = LOW (request semaphore);  $\overrightarrow{CE}_R$  =  $\overrightarrow{CE}_L$  = HIGH. 34. Semaphores are reset (available to both ports) at cycle start.
- 35. If t<sub>SPS</sub> is violated, the semaphore will definitely be obtained by one side or the other, but which side will get the semaphore is unpredictable.



### Timing Diagram of Read with BUSY (M/S=HIGH)[36]




### Write Timing with Busy Input (M/S=LOW)




Note:  $36.\overline{CE_L} = \overline{CE_R} = LOW.$ 




## <u>Bu</u>sy Timing Diagram No. 1 ( $\overline{\text{CE}}$ Arbitration)<sup>[37]</sup> $\overline{\text{CE}}_{\text{L}}$ Valid First:






## Busy Timing Diagram No. 2 (Address Arbitration)<sup>[37]</sup> Left Address Valid First:




### **Right Address Valid First:**



<sup>37.</sup> If t<sub>PS</sub> is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side BUSY will be asserted.





<sup>38.</sup>  $t_{HA}$  depends on which enable pin  $(\overline{CE}_L \text{ or } R/\overline{W}_L)$  is <u>deasserted first</u>. 39.  $t_{INS}$  or  $t_{INR}$  depends on which enable pin  $(\overline{CE}_L \text{ or } R/\overline{W}_L)$  is asserted last.



### **Architecture**

The CY7C008V/009V and CY7018V/019V consist of an array of 64K and 128K words of 8 and 9 bits each of dual-port RAM cells, I/O and address lines, and control signals (CE, OE, R/W). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a BUSY pin is provided on each port. Two interrupt (INT) pins can be utilized for port-to-port communication. Two semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin, the devices can function as a master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). The devices also have an automatic power-down feature controlled by CE. Each port is provided with its own output enable control (OE), which allows data to be read from the device.

### **Functional Description**

### **Write Operation**

Data <u>must</u> be set up for a duration of  $t_{SD}$  before the rising edge of R/W in order to guarantee <u>a</u> valid write. A write operation is controlled by eith<u>er</u> the R/W pin (see Write Cycle No. 1 waveform) or the  $\overline{CE}$  pin (see Write Cycle No. 2 waveform). Required inputs for non-contention operations are summarized in *Table 1*.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data will be valid on the port t<sub>DDD</sub> after the data is presented on the other port.

### **Read Operation**

When reading the device, the user must assert both the OE and CE pins. Data will be available t<sub>ACE</sub> after CE or t<sub>DOE</sub> after OE is asserted. If the user wishes to access a semaphore flag, then the SEM pin must be asserted instead of the CE pin, and OE must also be asserted.

### Interrupts

The upper two memory locations may be used for message passing. The highest memory location (FFFF for the CY7C008/18, 1FFFF for the CY7C009/19) is the mailbox for the right port and the second-highest memory location (FFFE for the CY7C008/18, 1FFFE for the CY7C009/19) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user defined.

Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it.

If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin.

The operation of the interrupts and their interaction with Busy are summarized in *Table 2*.

### **Busy**

The CY7C008V/009V and CY7018V/019V provide on-chip arbitration to resolve simultaneous memory location access (contention). If both ports'  $\overline{CE}s$  are asserted and an address match occurs within  $t_{PS}$  of each other, the busy logic will determine which port has access. If  $t_{PS}$  is violated, one port will definitely gain permission to the location, but it is not predictable which port will get that permission.  $\overline{BUSY}$  will be asserted  $t_{BLA}$  after an address match or  $t_{BLC}$  after  $\overline{CE}$  is taken LOW.

### Master/Slave

A  $M/\overline{S}$  pin is provided in order to expand the word width by configuring the device as either a master or <u>a slave</u>. The BUSY output of the master is connected to the BUSY input of the slave. This will allow the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the BUSY input has settled ( $t_{BLC}$  or  $t_{BLA}$ ), otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the  $M/\overline{S}$  pin <u>allows</u> the device to be <u>used as</u> a master and, therefore, the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave.

### **Semaphore Operation**

The CY7C008V/009V and CY7018V/019V provide eight semaphore latches, which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore,  $\overline{\text{SEM}}$  or  $\overline{\text{OE}}$  must be deasserted for t<sub>SOP</sub> before attempting to read the semaphore. The semaphore value will be available  $t_{SWRD}$  +  $t_{DOE}$  after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side will succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting SEM LOW. The SEM pin functions as a chip select for the semaphore latches (CE must remain HIGH during SEM LOW).  $A_{0-2}$  represents the semaphore address. OE and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only  $I/O_0$  is used. If a zero is written to the left port of an available semaphore, a one will appear at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore will be set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. *Table 3* shows sample semaphore operations.

When reading a semaphore, all data lines output the semaphore value. The read value is latched in an output



register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within  $t_{\mbox{\footnotesize SPS}}$  of each other, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.

Table 1. Non-Contending Read/Write

	Inputs		Inputs Outputs				
CE	R/W	OE	SEM	I/O <sub>0</sub> –I/O <sub>8</sub>	Operation		
Н	Х	Х	Н	High Z	Deselected: Power-Down		
Н	Н	L	L	Data Out	Read Data in Semaphore Flag		
Х	Х	Н	Х	High Z	I/O Lines Disabled		
Н		Х	L	Data In	Write into Semaphore Flag		
L	Н	L	Н	Data Out	Read		
L	L	Х	Н	Data In	Write		
L	Х	Х	L		Not Allowed		

Table 2. Interrupt Operation Example (assumes  $\overline{\text{BUSY}}_{\text{L}} = \overline{\text{BUSY}}_{\text{R}} = \text{HIGH})^{[40]}$ 

			Le	ft Port			Rigl	nt Port		
Function	R/W <sub>L</sub>	CEL	OEL	A <sub>0L-16L</sub>	INT <sub>L</sub>	R/W <sub>R</sub>	CER	OE <sub>R</sub>	A <sub>0R-16R</sub>	INT <sub>R</sub>
Set Right INT <sub>R</sub> Flag	L	L	Х	FFFF (or 1FFFF)	Х	Х	Х	Х	Х	L <sup>[42]</sup>
Reset Right INT <sub>R</sub> Flag	Х	Х	Х	Х	Х	Х	L	L	FFFF (or 1FFFF)	H <sup>[41]</sup>
Set Left INT <sub>L</sub> Flag	Х	Х	Х	Х	L <sup>[41]</sup>	L	L	Х	FFFE (or 1FFFE)	Χ
Reset Left INT <sub>L</sub> Flag	Х	L	L	FFFE (or 1FFFE)	H <sup>[42]</sup>	Х	Х	Х	Х	Χ

**Table 3. Semaphore Operation Example** 

Function	I/O <sub>0</sub> –I/O <sub>8</sub> Left	I/O <sub>0</sub> –I/O <sub>8</sub> Right	Status
No action	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left Port has semaphore token
Right port writes 0 to semaphore	0	1	No change. Right side has no write access to semaphore
Left port writes 1 to semaphore	1	0	Right port obtains semaphore token
Left port writes 0 to semaphore	1	0	No change. Left port has no write access to semaphore
Right port writes 1 to semaphore	0	1	Left port obtains semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free
Right port writes 0 to semaphore	1	0	Right port has semaphore token
Right port writes 1 to semaphore	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free

40.  $A_{0,16L}$  and  $A_{0R-16R}$ , 1FFFF/1FFFE for the CY7C009V/19V. 41. If  $\underline{BUSY}_R = L$ , then no change. 42. If  $\underline{BUSY}_L = L$ , then no change.

[+] Feedback



### **Ordering Information**

### 64K x8 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C008V-15AC	A100	100-Pin Thin Quad Flat Pack	Commercial
20	CY7C008V-20AC	A100	100-Pin Thin Quad Flat Pack	Commercial
25	CY7C008V-25AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C008V-25AXC	A100	100-Pin Pb-Free Thin Quad Flat Pack	

### 64K x9 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C018V-15AC	A100	100-Pin Thin Quad Flat Pack	Commercial
20	CY7C018V-20AC	A100	100-Pin Thin Quad Flat Pack	Commercial
25	CY7C018V-25AC	A100	100-Pin Thin Quad Flat Pack	Commercial

### 128K x8 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C009V-15AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C009V-15AXC	A100	100-Pin Pb-Free Thin Quad Flat Pack	
20	CY7C009V-20AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C009V-20AI	A100	100-Pin Thin Quad Flat Pack	Industrial
	CY7C009V-20AXI	A100	100-Pin Pb-Free Thin Quad Flat Pack	
25	CY7C009V-25AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C009V-25AXC	A100	100-Pin Pb-Free Thin Quad Flat Pack	


### 128K x9 3.3V Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C019V-15AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C019V-15AXC	A100	100-Pin Pb-Free Thin Quad Flat Pack	
20	CY7C019V-20AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C019V-20AXC	A100	100-Pin Pb-Free Thin Quad Flat Pack	
	CY7C019V-20AI	A100	100-Pin Thin Quad Flat Pack	Industrial
	CY7C019V-20AXI	A100	100-Pin Pb-Free Thin Quad Flat Pack	
25	CY7C019V-25AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C019V-25AXC	A100	100-Pin Pb-Free Thin Quad Flat Pack	



### **Package Diagram**

### 100-Pin Thin Plastic Quad Flat Pack (TQFP) A100 100-Pin Pb-Free Thin Plastic Quad Flat Pack (TQFP) A100



All products and company names mentioned in this document may be the trademarks of their respective holders.



### **Document History Page**

Document Title: CY7C008V/009V, CY7C018V/019V 3.3V 64K/128K X 8/9 Dual Port Static RAM Document Number: 38-06044				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	110192	09/29/01	SZV	Change from Spec number: 38-00669 to 38-06044
*A	113541	04/15/02	OOR	Change pin 85 from BUSYL to BUSYR (pg. 3)
*B	122294	12/27/02	RBI	Power up requirements added to Maximum Ratings Information
*C	393440	See ECN	YIM	Added Pb-Free Logo Added Pb-Free parts to ordering information: CY7C008V-25AXC, CY7C009V-15AXC, CY7C009V-20AXI, CY7C009V-25AXC, CY7C019V-15AXC, CY7C019V-20AXC, CY7C019V-20AXI, CY7C019V-25AXC