

# 2K x 8 Dual-Port Static RAM

#### **Features**


- True dual-ported memory cells that enable simultaneous reads of the same memory location
- 2K x 8 organization
- 0.65 micron CMOS for optimum speed and power
- High speed access: 15 ns
- Low operating power: I<sub>CC</sub> = 110 mA (maximum)
- Fully asynchronous operation
- Automatic power down
- Master CY7C132/CY7C136/CY7C136A<sup>[1]</sup> easily expands data bus width to 16 or more bits using slave CY7C142/CY7C146
- BUSY output flag on CY7C132/CY7C136/CY7C136A; BUSY input on CY7C142/CY7C146
- INT flag for port to port communication (52-Pin PLCC/PQFP versions)
- CY7C136, CY7C136A, and CY7C146 available in 52-pin PLCC and 52-pin PQFP packages
- Pb-free packages available

# **Functional Description**

The CY7C132, CY7C136, CY7C136A, CY7C142, and CY7C146 are high speed CMOS 2K x 8 dual-port static RAMs. Two ports are provided to permit independent access to any location in memory. The CY7C132, CY7C136, and CY7C136A can be used as either a standalone 8-bit dual-port static RAM or as a MASTER dual-port RAM, in conjunction with the CY7C142/CY7C146 SLAVE dual-port device. They are used in systems that require 16-bit or greater word widths. This is the solution to applications that require shared or buffered data, such as cache memory for DSP, bit-slice, or multiprocessor designs.

Each port <u>has</u> independent contro<u>l pins; chip</u> enable (CE), write enable (R/W), and output enable (OE). BUS<u>Y</u> flags are provided on each port. In addition, an interrupt flag (INT) is provided on each port of the 52-pin PLCC version. BUSY signals that the port is trying to access the same location currently being accessed by the other port. On the PLCC version, INT is an interrupt flag indicating that data is placed in an unique location (7FF for the left port and 7FE for the right port).

An automatic power down feature is controlled independently on each port by the chip enable (CE) pins.



#### Notes

- 1. CY7C136 and CY7C136A are functionally identical.
- 2. CY7C132/CY7C136/CY7C136A (Master): BUSY is open drain output and requires pull up resistor. CY7C142/CY7C146 (Slave): BUSY is input.
- 3. Open drain outputs; pull up resistor required.

Cypress Semiconductor Corporation
Document #: 38-06031 Rev. \*E

198 Champion Court

San Jose, CA 95134-1709

• 408-943-2600 Revised March 24, 2009



## **Pinouts**

Figure 1. 52-Pin PLCC (Top View)





Figure 2. 52-Pin PQFP (Top View)



## **Selection Guide**

Specification		7C146-15	7C132-25 <sup>[4]</sup> 7C136-25 7C142-25 7C146-25	7C132-30 7C136-30 7C142-30 7C146-30	7C136-35 7C142-35	7C132-45 7C136-45 7C142-45 7C146-45	7C132-55 7C136-55 7C136A-55 7C142-55 7C146-55	Unit
Maximum Access Time		15	25	30	35	45	55	ns
Maximum Operating Current	Com'l/Ind	190	170	170	120	120	110	mA
Maximum Standby Current	Com'l/Ind	75	65	65	45	45	35	mA

Shaded areas contain preliminary information.

#### Note

<sup>4. 15</sup> ns and 25 ns version available in PQFP and PLCC packages only.



## **Maximum Ratings**

⊦7.0V
0 mA
001V
O mA

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ± 10%
Industrial	-40°C to +85°C	5V ± 10%

## **Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Conditions 7		7C136 7C146	i-15 <sup>[4]</sup> i-15	7C142	-25, 30	7C142	-35,45 -35,45	7C132 7C136 7C136 7C142 7C146	-55 A-55 -55	Unit
				Min	Max	Min	Max	Min	Max	Min	Max	
V <sub>OH</sub>	Output HIGH voltage	$V_{CC}$ = Min., $I_{OH}$ = -4.0 mA				2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW	I <sub>OL</sub> = 4.0 mA			0.4		0.4		0.4		0.4	V
	voltage	I <sub>OL</sub> = 16.0 mA <sup>[5]</sup>			0.5		0.5		0.5		0.5	
V <sub>IH</sub>	Input HIGH voltage					2.2		2.2		2.2		V
V <sub>IL</sub>	Input LOW voltage				0.8		0.8		0.8		0.8	V
I <sub>IX</sub>	Input load current	$GND \le V_I \le V_{CC}$			+5	-5	+5	-5	+5	-5	+5	μΑ
I <sub>OZ</sub>	Output leakage current	$GND \le V_O \le V_{CC}$ , Output Disabled			+5	<b>–</b> 5	+5	<b>–</b> 5	+5	-5	+5	μΑ
I <sub>OS</sub>	Output short circuit current <sup>[6]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND			-350		-350		-350		-350	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$\overline{CE} = V_{IL}$ , Outputs Open, $f = f_{MAX}^{[7]}$	Com'l/ Ind'l		190		170		120		110	mA
I <sub>SB1</sub>	Standby current both ports, TTL Inputs	$\overline{\text{CE}}_{\text{L}}$ and $\overline{\text{CE}}_{\text{R}} \ge V_{\text{IH}}$ , $f = f_{\text{MAX}}^{[7]}$	Com'l/ Ind'l		75		65		45		35	mA
I <sub>SB2</sub>	Standby Current One Port, TTL Inputs	$\overline{\text{CE}}_{\text{L}}$ or $\overline{\text{CE}}_{\text{R}} \ge \text{V}_{\text{IH}}$ ,  Active Port Outputs Open, $f = f_{\text{MAX}}^{[7]}$			135		115		90		75	mA
I <sub>SB3</sub>	Standby Current Both Ports, CMOS Inputs				15		15		15		15	mA
I <sub>SB4</sub>	Standby Current One Port, CMOS Inputs	One Port $\overline{\text{CE}}_{\text{L}}$ or $\overline{\text{CE}}_{\text{R}} > \text{V}_{\text{CC}} - 0.2\text{V}$ , $\text{V}_{\text{IN}} > \text{V}_{\text{CC}} - 0.2\text{V}$ or $\text{V}_{\text{IN}} < 0.2\text{V}$ , Active Port Outputs Open, $\text{f} = \text{f}_{\text{MAX}}^{[7]}$	Com'l/ Ind'l		125		105		85		70	mA

Shaded areas contain preliminary information.

#### Notes

- 5. BUSY and INT pins only.
- 6. Duration of the short circuit should not exceed 30 seconds.
- 7. At f = f<sub>MAX</sub>, address and data inputs are cycling at the maximum frequency of read cycle of 1/t<sub>rc</sub> and using AC Test Waveforms input levels of GND to 3V.




## Capacitance

This parameter is guaranteed but not tested.

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz, $V_{CC} = 5.0V$	15	pF
C <sub>OUT</sub>	Output Capacitance		10	pF

Figure 3. AC Test Loads and Waveforms



# **Switching Characteristics**

Over the Operating Range (Speeds -15, -25, -30) [8]

Parameter	Description		6-15 <sup>[4]</sup> 46-15	7C13 7C14	2-25 <sup>[4]</sup> 86-25 12-25 16-25	7C132-30 7C136-30 7C142-30 7C146-30		Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle								
t <sub>RC</sub>	Read Cycle Time	15		25		30		ns
t <sub>AA</sub>	Address to Data Valid [9]		15		25		30	ns
t <sub>OHA</sub>	Data Hold from Address Change	0		0		0		ns
t <sub>ACE</sub>	CE LOW to Data Valid [9]		15		25		30	ns
t <sub>DOE</sub>	OE LOW to Data Valid [9]		10		15		20	ns
t <sub>LZOE</sub>	OE LOW to Low Z [7, 10]	3		3		3		ns
t <sub>HZOE</sub>	OE HIGH to High Z [7, 10, 11]		10		15		15	ns
t <sub>LZCE</sub>	CE LOW to Low Z [7, 10]	3		5		5		ns
t <sub>HZCE</sub>	CE HIGH to High Z [7, 10, 11]		10		15		15	ns
t <sub>PU</sub>	CE LOW to Power Up [7]	0		0		0		ns
t <sub>PD</sub>	CE HIGH to Power Down [7]		15		25		25	ns

Shaded areas contain preliminary information.

### Notes

<sup>8.</sup> Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub>. and 30 pF load capacitance.

<sup>9.</sup> AC test conditions use  $V_{OH}$  = 1.6V and  $V_{OL}$  = 1.4V.

<sup>10.</sup> At any given temperature and voltage condition for any given device, t<sub>HZCE</sub> is less than t<sub>LZCE</sub> and t<sub>HZCE</sub> is less than t<sub>LZCE</sub>.

11. t<sub>LZCE</sub>, t<sub>LZWE</sub>, t<sub>HZCE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are tested with C<sub>L</sub> = 5pF as in (b) of AC Test Loads and Waveforms. Transition is measured ± 500 mV from steady state voltage.



# **Switching Characteristics**

Over the Operating Range (Speeds -15, -25, -30) [8] (continued)

Parameter	Description		6-15 <sup>[4]</sup> 46-15	7C1 7C1	2-25 <sup>[4]</sup> 36-25 42-25 46-25	7C132-30 7C136-30 7C142-30 7C146-30		Unit
		Min	Max	Min	Max	Min	Max	
Write Cycle <sup>[12</sup>								
$t_{WC}$	Write Cycle Time	15		25		30		ns
t <sub>SCE</sub>	CE LOW to Write End	12		20		25		ns
t <sub>AW</sub>	Address Setup to Write End	12		20		25		ns
t <sub>HA</sub>	Address Hold from Write End	2		2		2		ns
t <sub>SA</sub>	Address Setup to Write Start	0		0		0		ns
t <sub>PWE</sub>	R/W Pulse Width	12		15		25		ns
t <sub>SD</sub>	Data Setup to Write End	10		15		15		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>HZWE</sub>	R/W LOW to High Z [7]		10		15		15	ns
t <sub>LZWE</sub>	R/W HIGH to Low Z [7]	0		0		0		ns
Busy/Interrup	t Timing							
t <sub>BLA</sub>	BUSY LOW from Address Match		15		20		20	ns
t <sub>BHA</sub>	BUSY HIGH from Address Mismatch <sup>[13]</sup>		15		20		20	ns
t <sub>BLC</sub>	BUSY LOW from CE LOW		15		20		20	ns
t <sub>BHC</sub>	BUSY HIGH from CE HIGH <sup>[13]</sup>		15		20		20	ns
t <sub>PS</sub>	Port Set Up for Priority	5		5		5		ns
t <sub>WB</sub>	R/W LOW after BUSY LOW <sup>[14]</sup>	0		0		0		ns
t <sub>WH</sub>	R/W HIGH after BUSY HIGH	13		20		30		ns
t <sub>BDD</sub>	BUSY HIGH to Valid Data		15		25		30	ns
t <sub>DDD</sub>	Write Data Valid to Read Data Valid		Note 15		Note 15		Note 15	ns
t <sub>WDD</sub>	Write Pulse to Data Delay		Note 15		Note 15		Note 15	ns
Interrupt Timi	ng <sup>[16]</sup>							
t <sub>WINS</sub>	R/W to INTERRUPT Set Time		15		25		25	ns
t <sub>EINS</sub>	CE to INTERRUPT Set Time		15		25		25	ns
t <sub>INS</sub>	Address to INTERRUPT Set Time		15		25		25	ns
t <sub>OINR</sub>	OE to INTERRUPT Reset Time <sup>[13]</sup>		15		25		25	ns
t <sub>EINR</sub>	CE to INTERRUPT Reset Time <sup>[13]</sup>		15		25		25	ns
t <sub>INR</sub>	Address to INTERRUPT Reset Time[13]		15		25		25	ns
t <sub>INR</sub>								

Shaded areas contain preliminary information.

#### Notes

<sup>12.</sup> The internal write time of the memory is defined by the overlap of CE LOW and R/W LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing must be referenced to the rising edge of the signal that terminates the write.

<sup>13.</sup> These parameters are measured from the input signal changing, until the output pin goes to a high impedance state.

<sup>14.</sup> CY7C142/CY7C146 only.

<sup>15.</sup> A write operation on Port A, where Port A has priority, leaves the data on Port B's outputs undisturbed until one access time after one of the following: BUSY on Port B goes HIGH.

Port B's address toggled.

CE for Port B is toggled.

 $R/\overline{W}$  for Port B is toggled during valid read.

<sup>16. 52-</sup>pin PLCC and PQFP versions only.



# **Switching Characteristics**

Over the Operating Range (Speeds -35, -45, -55) [8]

Parameter	Description	7C1 7C1	C136-35 7(C142-35 7(C142-35)		32-45 36-45 42-45 46-45	7C1 7C13 7C1	32-55 36-55 6A-55 42-55 46-55	Unit
		Min	Max	Min	Max	Min	Max	
Read Cycle								
t <sub>RC</sub>	Read Cycle Time	35		45		55		ns
t <sub>AA</sub>	Address to Data Valid <sup>[9]</sup>		35		45		55	ns
t <sub>OHA</sub>	Data Hold from Address Change	0		0		0		ns
t <sub>ACE</sub>	CE LOW to Data Valid <sup>[9]</sup>		35		45		55	ns
t <sub>DOE</sub>	OE LOW to Data Valid <sup>[9]</sup>		20		25		25	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[7, 10]</sup>	3		3		3		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[7, 10, 11]</sup>		20		20		25	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[7, 10]</sup>	5		5		5		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[7, 10, 11]</sup>		20		20		25	ns
t <sub>PU</sub>	CE LOW to Power Up <sup>[7]</sup>	0		0		0		ns
t <sub>PD</sub>	CE HIGH to Power Down <sup>[7]</sup>		35		35		35	ns
Write Cycle <sup>[12</sup>	2]	<u> </u>	I I				1	
t <sub>WC</sub>	Write Cycle Time	35		45		55		ns
t <sub>SCE</sub>	CE LOW to Write End	30		35		40		ns
t <sub>AW</sub>	Address Setup to Write End	30		35		40		ns
t <sub>HA</sub>	Address Hold from Write End	2		2		2		ns
t <sub>SA</sub>	Address Setup to Write Start	0		0		0		ns
t <sub>PWE</sub>	R/W Pulse Width	25		30		30		ns
t <sub>SD</sub>	Data Setup to Write End	15		20		20		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>HZWE</sub>	R/W LOW to High Z [7]		20		20		25	ns
t <sub>LZWE</sub>	R/W HIGH to Low Z [7]	0		0		0		ns
Busy/Interrup	t Timing	1	I I				1	
t <sub>BLA</sub>	BUSY LOW from Address Match		20		25		30	ns
t <sub>BHA</sub>	BUSY HIGH from Address Mismatch <sup>[13]</sup>		20		25		30	ns
t <sub>BLC</sub>	BUSY LOW from CE LOW	1	20		25		30	ns
t <sub>BHC</sub>	BUSY HIGH from CE HIGH[13]	1	20		25		30	ns
t <sub>PS</sub>	Port Set Up for Priority	5		5		5		ns
t <sub>WB</sub>	R/W LOW after BUSY LOW <sup>[14]</sup>	0		0		0		ns
t <sub>WH</sub>	R/W HIGH after BUSY HIGH	30		35		35		ns
t <sub>BDD</sub>	BUSY HIGH to Valid Data	1	35		45		45	ns
t <sub>DDD</sub>	Write Data Valid to Read Data Valid		Note 15		Note 15		Note 15	ns
t <sub>WDD</sub>	Write Pulse to Data Delay	1	Note 15		Note 15		Note 15	ns



# **Switching Characteristics**

Over the Operating Range (Speeds -35, -45, -55) [8] (continued)

Parameter	Description	7C1: 7C1	32-35 36-35 42-35 46-35	7C132-45 7C136-45 7C142-45 7C146-45		7C132-55 7C136-55 7C136A-55 7C142-55 7C146-55		Unit
		Min	Max	Min	Max	Min	Max	
Interrupt Timin	g <sup>[16]</sup>							
t <sub>WINS</sub>	R/W to INTERRUPT Set Time		25		35		45	ns
t <sub>EINS</sub>	CE to INTERRUPT Set Time		25		35		45	ns
t <sub>INS</sub>	Address to INTERRUPT Set Time		25		35		45	ns
t <sub>OINR</sub>	OE to INTERRUPT Reset Time <sup>[13]</sup>		25		35		45	ns
t <sub>EINR</sub>	CE to INTERRUPT Reset Time <sup>[13]</sup>		25		35		45	ns
t <sub>INR</sub>	Address to INTERRUPT Reset Time <sup>[13]</sup>		25		35		45	ns

# **Switching Waveforms**

Figure 4. Read Cycle No. 1 (Either Port-Address Access) [17, 18]





Figure 5. Read Cycle No. 2 (Either Port-CE/OE)[17, 19]



- 17. R/W is HIGH for read cycle.

  18. Device is continuously selected,  $\overline{\text{CE}} = \text{V}_{\parallel}$  and  $\overline{\text{OE}} = \text{V}_{\parallel}$ .

  19. Address valid prior to or coincident with  $\overline{\text{CE}}$  transition LOW.



Figure 6. Read Cycle No. 3 (Read with BUSY Master: CY7C132 and CY7C136/CY7C136A)





Figure 7. Write Cycle No.1 (OE Three-States Data I/Os—Either Port) [12, 20]



<sup>20.</sup> If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t<sub>PWE</sub> or t<sub>HZWE</sub> + t<sub>SD</sub> to allow the data I/O pins to enter high impedance and for data to be placed on the bus for the required t<sub>SD</sub>.



Figure 8. Write Cycle No. 2 (R/W Three-States Data I/Os—Either Port)[12, 21]





Figure 9. Busy Timing Diagram No. 1 (CE Arbitration)



Note
21. If the CE LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in a high impedance state.



Figure 10. Busy Timing Diagram No. 2 (Address Arbitration)





Figure 11. Busy Timing Diagram No. 3 (Write with BUSY, Slave: CY7C142/CY7C146)



[+] Feedback



# **Interrupt Timing Diagrams** [16]

Figure 12. Left Side Sets INT<sub>R</sub>




Figure 13. Right Side Clears  $\overline{\text{INT}}_{\text{R}}$ 




Figure 14. Right Side Sets INTL





Figure 15. Right Side Clears INT<sub>L</sub>








Figure 16. Typical DC and AC Characteristics

[+] Feedback



# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
15	CY7C136-15JC	51-85004	52-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C136-15NC	51-85042	52-Pin Plastic Quad Flatpack	
25	CY7C136-25JC	51-85004	52-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C136-25JXC		52-Pin Plastic Leaded Chip Carrier (Pb-Free)	
	CY7C136-25NC	51-85042	52-Pin Plastic Quad Flatpack	
	CY7C136-25NXC		52-Pin Plastic Quad Flatpack (Pb-Free)	
	CY7C136-25JXI	51-85004	52-Pin Plastic Leaded Chip Carrier (Pb-Free)	Industrial
30	CY7C136-30JC	51-85004	52-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C136-30NC	51-85042	52-Pin Plastic Quad Flatpack	
	CY7C136-30JI	51-85004	52-Pin Plastic Leaded Chip Carrier	Industrial
35	CY7C136-35JC	51-85004	52-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C136-35NC	51-85042	52-Pin Plastic Quad Flatpack	
	CY7C136-35JI	51-85004	52-Pin Plastic Leaded Chip Carrier	Industrial
45	CY7C136-45JC	51-85004	52-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C136-45NC	51-85042	52-Pin Plastic Quad Flatpack	
	CY7C136-45JI	51-85004	52-Pin Plastic Leaded Chip Carrier	Industrial
55	CY7C136-55JC	51-85004	52-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C136-55JXC		52-Pin Plastic Leaded Chip Carrier (Pb-Free)	
	CY7C136-55NC	51-85042	52-Pin Plastic Quad Flatpack	
	CY7C136-55NXC		52-Pin Plastic Quad Flatpack (Pb-Free)	
	CY7C136-55JI	51-85004	52-Pin Plastic Leaded Chip Carrier	Industrial
	CY7C136A-55JXI		52-Pin Plastic Leaded Chip Carrier (Pb-Free)	
	CY7C136-55NI	51-85042	52-Pin Plastic Quad Flatpack	
	CY7C136A-55NXI		52-Pin Plastic Quad Flatpack (Pb-Free)	
15	CY7C146-15JC	51-85004	52-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C146-15NC	51-85042	52-Pin Plastic Quad Flatpack	
25	CY7C146-25JC	51-85004	52-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C146-25JXC		52-Pin Plastic Leaded Chip Carrier (Pb-Free)	
	CY7C146-25NC	51-85042	52-Pin Plastic Quad Flatpack	
30	CY7C146-30JC	51-85004	52-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C146-30NC	51-85042	52-Pin Plastic Quad Flatpack	
	CY7C146-30JI	51-85004	52-Pin Plastic Leaded Chip Carrier	Industrial
35	CY7C146-35JC	51-85004	52-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C146-35NC	51-85042	52-Pin Plastic Quad Flatpack	
	CY7C146-35JI	51-85004	52-Pin Plastic Leaded Chip Carrier	Industrial
45	CY7C146-45JC	51-85004	52-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C146-45NC	51-85042	52-Pin Plastic Quad Flatpack	
	CY7C146-45JI	51-85004	52-Pin Plastic Leaded Chip Carrier	Industrial
55	CY7C146-55JC	51-85004	52-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C146-55JXC		52-Pin Plastic Leaded Chip Carrier (Pb-Free)	
	CY7C146-55NC	51-85042	52-Pin Plastic Quad Flatpack	
	CY7C146-55JI	51-85004	52-Pin Plastic Leaded Chip Carrier	Industrial



# **Package Diagrams**

Figure 17. 52-Pin Plastic Leaded Chip Carrier, 51-85004





Figure 18. 52-Pin Plastic Quad Flatpack, 51-85042



Document #: 38-06031 Rev. \*E

51-85004-\*A



# **Document History Page**

Revision	ECN	Submission Date	Orig. of Change	Description of Change
**	110171	10/21/01	SZV	Change from Spec number: 38-06031
*A	128959	09/03/03	JFU	Added CY7C136-55NI to Order Information
*B	236748	See ECN	YDT	Removed cross information from features section
*C	393184	See ECN	YIM	Added Pb-Free Logo Added Pb-Free parts to ordering information: CY7C136-25JXC, CY7C136-25NXC, CY7C136-55JXC, CY7C136-55JXC, CY7C136-55JXI, CY7C136-55NXI, CY7C146-25JXC, CY7C146-55JXC
*D	2623658	12/17/08	VKN/PYRS	Added CY7C136-25JXI part Removed CY7C132/142 from the Ordering information table Removed 48-Pin DIP and 52-Pin Square LCC package from the data sheet
*E	2678221	03/24/2009	VKN/AESA	Added CY7C136A-55JXI, and CY7C136A-55NXI parts.

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products		PSoC Solutions	
PSoC	psoc.cypress.com	General	psoc.cypress.com/solutions
Clocks & Buffers	clocks.cypress.com	Low Power/Low Voltage	psoc.cypress.com/low-power
Wireless	wireless.cypress.com	Precision Analog	psoc.cypress.com/precision-analog
Memories	memory.cypress.com	LCD Drive	psoc.cypress.com/lcd-drive
Image Sensors	image.cypress.com	CAN 2.0b	psoc.cypress.com/can
		USB	psoc.cypress.com/usb

© Cypress Semiconductor Corporation, 2005-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-06031 Rev. \*E

Revised March 24, 2009

Page 15 of 15

All products and company names mentioned in this document may be the trademarks of their respective holders.