

## 64M X 72 Bits (512MB) 200-Pin DDR SDRAM SO-DIMM with ECC (PC2100)

### FEATURES

- PC2100 Compliant  
(DDR266A 133MHz-7.5ns@CL = 2)  
(DDR266B 133MHz-7.5ns@CL = 2.5)
- 200-Pin SO-DIMM form factor
- Auto and self refresh capability  
(8192 cycles/64ms refresh)
- SSTL\_2 compatible inputs and outputs
- +2.5V ± 0.2V V<sub>DD</sub>
- DDR architecture: Two data accesses per clock cycle, differential clock inputs (CK0 and /CK0), and bi-directional data strobe (DQS)
- Four internal banks for concurrent operation
- Auto Precharge option for each burst access
- Burst lengths: 2, 4, 8
- All inputs are sampled at the positive going edge of the system clock; data referenced to both edges of DQS
- Serial Presence Detect with EEPROM
- ECC
- RoHS Compliant, lead-free version available

### GENERAL DESCRIPTION

The SL72A8M64M8M-C75xW(U) is a 64M x 72 bit Double Data Rate (DDR) Synchronous Dynamic RAM (SDRAM) Small-Outline Dual In-line Memory Module (SO-DIMM).

The module consists of nine CMOS 16M x 8 bit x 4 bank DDR SDRAMs in 66-pin 400-mil TSOP II packages mounted on a 200-pin glass epoxy substrate.

A serial EEPROM using the two pin I<sup>2</sup>C protocol is also mounted to provide for the Serial Presence Detects (SPD). Decoupling capacitors of 0.22µF are mounted. Damping resistors are mounted for DQ, DQS, and DM signals. A PLL supplies clocks to the SDRAMs from one clock input.

The module has gold edge connections and is intended for mounting into 200-pin SO-DIMM edge connector sockets keyed for 2.5V.


### ORDERING INFORMATION

Part Number	CL	MHz	Bandwidth
SL72A8M64M8M-C75DW(U)	2	133	2.1 GB/s
SL72A8M64M8M-C75EW(U)	2.5	133	2.1 GB/s

Note: The "U" suffix added to the part number selects the RoHS Compliant, lead-free module.

### PACKAGE DIMENSIONS

Units are in inches (millimeters). Tolerances are ±0.005 (±0.127) unless otherwise specified.



(Where x = CAS Latency; U selects RoHS Compliant, lead-free version.)

## PIN CONFIGURATION (\* = Not Used; / = Active Low)

### Pinout

1	VREF	2	VREF	51	VSS	52	VSS	101	A9	102	A8	151	DQ42	152	DQ46
3	VSS	4	VSS	53	DQ19	54	DQ23	103	VSS	104	VSS	153	DQ43	154	DQ47
5	DQ0	6	DQ4	55	DQ24	56	DQ28	105	A7	106	A6	155	VDD	156	VDD
7	DQ1	8	DQ5	57	VDD	58	VDD	107	A5	108	A4	157	VDD	158	/CK1*
9	VDD	10	VDD	59	DQ25	60	DQ29	109	A3	110	A2	159	VSS	160	CK1*
11	DQS0	12	DM0\DQS9	61	DQS3	62	DM3\DQS12	111	A1	112	A0	161	VSS	162	VSS
13	DQ2	14	DQ6	63	VSS	64	VSS	113	VDD	114	VDD	163	DQ48	164	DQ52
15	VSS	16	VSS	65	DQ26	66	DQ30	115	A10/AP	116	BA1	165	DQ49	166	DQ53
17	DQ3	18	DQ7	67	DQ27	68	DQ31	117	BA0	118	/RAS	167	VDD	168	VDD
19	DQ8	20	DQ12	69	VDD	70	VDD	119	/WE	120	/CAS	169	DQS6	170	DM6\DQS15
21	VDD	22	VDD	71	CB0	72	CB4	121	/S0	122	/S1*	171	DQ50	172	DQ54
23	DQ9	24	DQ13	73	CB1	74	CB5	123	DU(A13)*	124	DU(BA2)*	173	VSS	174	VSS
25	DQS1	26	DM1\DQS10	75	VSS	76	VSS	125	VSS	126	VSS	175	DQ51	176	DQ55
27	VSS	28	VSS	77	DQS8	78	DM8\DQS17	127	DQ32	128	DQ36	177	DQ56	178	DQ60
29	DQ10	30	DQ14	79	CB2	80	CB6	129	DQ33	130	DQ37	179	VDD	180	VDD
31	DQ11	32	DQ15	81	VDD	82	VDD	131	VDD	132	VDD	181	DQ57	182	DQ61
33	VDD	34	VDD	83	CB3	84	CB7	133	DQS4	134	DM4\DQS13	183	DQS7	184	DM7\DQS16
35	CK0	36	VDD	85	DU	86	DU(RESET)*	135	DQ34	136	DQ38	185	VSS	186	VSS
37	/CK0	38	VSS	87	VSS	88	VSS	137	VSS	138	VSS	187	DQ58	188	DQ62
39	VSS	40	VSS	89	CK2*	90	VSS	139	DQ35	140	DQ39	189	DQ59	190	DQ63
41	DQ16	42	DQ20	91	/CK2*	92	VDD	141	DQ40	142	DQ44	191	VDD	192	VDD
43	DQ17	44	DQ21	93	VDD	94	VDD	143	VDD	144	VDD	193	SDA	194	SA0
45	VDD	46	VDD	95	CKE1*	96	CKE0	145	DQ41	146	DQ45	195	SCL	196	SA1
47	DQS2	48	DM2\DQS11	97	DU	98	DU	147	DQS5	148	DM5\DQS14	197	VDDSPD	198	SA2
49	DQ18	50	DQ22	99	A12	100	A11	149	VSS	150	VSS	199	VDDID*	200	DU

### Pin Description


Pin Symbol	Pin Function	Pin Symbol	Pin Function
CK(0:2)	Clock inputs, positive line	DQ(0:63)	Data input/output
/CK(0:2)	Clock inputs, negative line	CB(0:7)	Data check bits input/output
CKE(0:1)	Clock enables	DM(0:8)\DQS(9:17)	Low data masks/high data strobes
/RAS	Row address strobe	DQS(0:8)	Low data strobes
/CAS	Column address strobe	/RESET	Register initialization
/WE	Write enable	VDD	Core power
/S(0:1)	Chip selects	VSS	Ground
A(0:9,11:13)	Address inputs	VREF	Input/output reference
A10/AP	Address input/Autoprecharge	VDDSPD	SPD power (2.2V to 5.5V)
BA(0:2)	SDRAM bank address	VDDID	VDD identification flag
SCL	SPD clock input		
SDA	SPD data input/output	DU	Don't Use
SA(0:2)	SPD address		

# SL72A8M64M8M-C75xW(U)

# 200-PIN SO-DIMMS

(Where x = CAS Latency; U selects RoHS Compliant, lead-free version.)

## FUNCTIONAL BLOCK DIAGRAM



(Where x = CAS Latency; U selects RoHS Compliant, lead-free version.)

**SERIAL PRESENCE DETECT INFORMATION**Serial PD Interface Protocol: I<sup>2</sup>C; Current sink capability of SDA driver <=3mA; Maximum clock frequency: 100 KHz

Byte #	Function Described	Function Supported	Hex Value
0	# of bytes written into serial memory at module manufacturer	128 bytes	80h
1	Total # of bytes of SPD memory device	256Bytes (2K-bit)	08h
2	Fundamental memory type	DDR SDRAM	07h
3	# of row addresses on this assembly	13	0Dh
4	# of column addresses on this assembly	11	0Bh
5	# of physical banks on this assembly	1 bank	01h
6	Data width of this assembly	72 bits	48h
7	...Data width of this assembly (continued)	—	00h
8	Voltage interface level of this assembly	SSTL 2.5V	04h
9	SDRAM cycle time at CL=2.5 (tCYC)	7.5ns	75h
10	SDRAM access time from clock at CL=2.5 (tAC)	0.75ns	75h
11	DIMM configuration type	ECC	02h
12	Refresh rate/type	7.8µs, Self -refresh	82h
13	SDRAM width	8 bits	08h
14	Error Checking SDRAM data width	8 bits	08h
15	Min. CLK delay for back-to-back rand. col. addr.	t <sub>CCD</sub> =1 CLK	01h
16	SDRAM device attributes: burst lengths supported	2,4,8	0Eh
17	SDRAM device attributes: # of banks on SDRAM device	4 banks	04h
18	SDRAM device attributes: CAS latency	CAS latency = 2.0, 2.5	0Ch
19	SDRAM device attributes: CS latency	CS latency = 0	01h
20	SDRAM device attributes: Write latency	Write Latency = 1	02h
21	SDRAM module attributes	Differential clock, PLL	24h
22	SDRAM device attributes: general	V <sub>DD</sub> ±0.2V	00h
23	Minimum clock cycle time at CL=2 (tCYC)	7.5ns (DDR266A) 10ns (DDR266B)	75h A0h
24	Max. data access time form clock at CL=2 (tAC)	0.75ns	75h
25	Minimum clock cycle time at CL=1.5 (tCYC)	N/A	00h
26	Max. data access time from clock at CL=1.5 (tAC)	N/A	00h
27	Minimum row precharge time (tRP)	20.0ns	50h
28	Minimum row active to row active delay (tRRD)	15.0ns	3Ch
29	Minumum RAS to CAS (tRCD)	20.0ns	50h
30	Minumum RAS pulse width (tRAS)	45ns	2Dh
31	Module bank density	512MB	80h
32	Min. command and address signal setup time (tAS)	0.9ns	90h
33	Min. command and address signal hold time (tAH)	0.9ns	90h
34	Min. data/data mask signal input setup time (tDS)	0.5ns	50h
35	Min. data/data mask signal input hold time (tDH)	0.5ns	50h

continued on the next page

*(Where x = CAS Latency; U selects RoHS Compliant, lead-free version.)***SERIAL PRESENCE DETECT INFORMATION** *(continued)*

Byte #	Function Described	Function Supported	Hex Value
36-40	Superset information (may be used in future)	no superset	00h
41	Row cycle time (trc)	65ns	41h
42	Auto refresh cycle time (trfc)	75ns	4Bh
43	Maximum SDRAM device cycle time (tCK_MAX)	13ns	34h
44	DQS-DQ skew (tdQSQ)	0.50ns	32h
45	SDRAM device data hold skew factor (tQHS)	0.75ns	75h
46-61	Reserved		00h
62	SPD revision	JEDEC 1.0	10h
63	Checksum for bytes 0-62	JEDEC calculation	xxh
64	Manufacturer's JEDEC ID code per JEP-106E	Continuation code	7Fh
65	Man. JEDEC ID code (continued)	STEC's ID	A8h
66-71			00h
72	Manufacturing location	STEC USA or STEC Malaysia	01h (USA) or 02h
73-90	Manufacturer's part number		xxh
91	Revision code of PCB	RevA(01),RevB(02)	00h
92			00h
93	Manufacturing date	Year (BCD)	yy
94		Calender Week (BCD)	w w
95	Assembly serial number	Tester number	ss
96		Serial number (bits 7-0)	ss
97		Serial number (bits 15-8)	ss
98		Serial number (bits 23-16)	ss
99-127	Manufacture's specific data		xxh
128-255		Undefined	00h

## ABSOLUTE MAXIMUM RATINGS

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional Operation should be restricted to recommended operating condition. Exposure to higher than recommended voltage for extended periods of time may affect device reliability.

Parameter	Symbol	Value	Unit
Voltage on any pin relative to VSS	V <sub>IN</sub> , V <sub>OUT</sub>	-0.5 to +3.6	V
Voltage on VDD supply relative to VSS	VDD	-1.0 to +3.6	V
Voltage on VDDQ supply relative to VSS	VDDQ	-1.0 to 3.6	V
Storage temperature	T <sub>STG</sub>	-55 to +150	°C
Power Dissipation	PD	13.5	W
Short circuit current	I <sub>OS</sub>	50	mA

## POWER and DC OPERATING CONDITIONS (SSTL\_2 IN/OUT)

Recommended operating conditions (Voltage referenced to VSS=0V. T<sub>A</sub>=0 to 70°C)

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage (for device with a nominal VDD of 2.5V)	VDD	2.3	2.7	V	
I/O Supply voltage	VDDQ	2.3	2.7	V	
I/O Reference voltage	VREF	VDDQ/2-50mV	VDDQ/2+50mV	V	1
I/O Termination voltage (system)	VTT	VREF-0.04	VREF+0.04	V	2
Input logic high voltage	V <sub>IH</sub> (DC)	VREF+0.15	VDDQ+0.3	V	4
Input logic low voltage	V <sub>IL</sub> (DC)	-0.3	VREF-0.15	V	4
Input voltage level, CK and /CK	V <sub>IN</sub> (DC)	-0.3	VDDQ+0.3	V	
Input differential voltage, CK and /CK	V <sub>ID</sub> (DC)	0.3	VDDQ+0.6	V	3
Input crossing point voltage, CK and /CK	V <sub>IX</sub> (DC)	1.15	1.35	V	5
Input leakage current	I <sub>L</sub>	-18	18	μA	
Output leakage current	I <sub>OZ</sub>	-5	5	μA	
Output high current (V <sub>OUT</sub> =V <sub>TT</sub> +0.84V) (Normal strength driver)	I <sub>OH</sub>	-16.8		mA	
Output low current (V <sub>OUT</sub> =V <sub>TT</sub> -0.84V) (Normal strength driver)	I <sub>OL</sub>	16.8		mA	
Output high current (V <sub>OUT</sub> =V <sub>TT</sub> +0.45V) (Half strength driver)	I <sub>OH</sub>	-9		mA	
Output low current (V <sub>OUT</sub> =V <sub>TT</sub> -0.45V) (Half strength driver)	I <sub>OL</sub>	9		mA	

- Includes ± 25mV margin for DC offset on VREF, and a combined total of ± 50mV margin for all AC noise and DC offset on VREF, bandwidth limited to 20MHz. The DRAM must accommodate DRAM current spikes on VREF and internal DRAM noise coupled to VREF, both of which may result in V REF noise. VREF should be de-coupled with an inductance of ≤ 3nH.
- V TT is not applied directly to the device. V TT is a system supply for signal termination resistors, is expected to be set equal to VREF, and must track variations in the DC level of VREF
- V<sub>ID</sub> is the magnitude of the difference between the input level on CK and the input level on /CK.
- These parameters should be tested at the pin on actual components and may be checked at either the pin or the pad in simulation. The AC and DC input specifications are relative to a VREF envelop that has been bandwidth limited to 200MHZ.
- The value of V<sub>IX</sub> is expected to equal 0.5\*VDDQ of the transmitting device and must track variations in the dc level of the same.
- These characteristics obey the SSTL-2 class II standards.

## DC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted; Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap.)

Parameter/Condition	Symbol	Max	Units
OPERATING CURRENT: One bank; Active-Precharge; $t_{RC} = t_{RC}(\text{MIN})$ ; $t_{CK} = t_{CK}(\text{MIN})$ ; DQ, DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles;	IDD0	990	mA
OPERATING CURRENT: One bank; Active-Read-Precharge; Burst = 4; $t_{RC} = t_{RC}(\text{MIN})$ ; $t_{CK} = t_{CK}(\text{MIN})$ ; IOU = 0mA; Address and control inputs changing once per clock cycle	IDD1	1215	mA
PRECHARGE POWER-DOWN STANDBY CURRENT: All banks idle; Power-down mode; $t_{CK} = t_{CK}(\text{MIN})$ ; CKE = (LOW)	IDD2P	45	mA
IDLE STANDBY CURRENT: /CS = HIGH; All banks idle; $t_{CK} = t_{CK}(\text{MIN})$ ; CKE = HIGH; Address and other control inputs changing once per clock cycle. VIN = VREF for DQ, DQS, and DM	IDD2F	270	mA
ACTIVE POWER-DOWN STANDBY CURRENT: One bank active; Power-down mode; $t_{CK} = t_{CK}(\text{MIN})$ ; CKE = LOW	IDD3P	270	mA
ACTIVE STANDBY CURRENT: /CS = HIGH; CKE = HIGH; One bank; Active-Precharge; $t_{RC} = t_{RAS}(\text{MAX})$ ; $t_{CK} = t_{CK}(\text{MIN})$ ; DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle	IDD3N	450	mA
OPERATING CURRENT: Burst = 2; Reads; Continuous burst; One bank active; Address and control inputs changing once per clock cycle; $t_{CK} = t_{CK}(\text{MIN})$ ; IOU = 0mA	IDD4R	1350	mA
OPERATING CURRENT: Burst = 2; Writes; Continuous burst; One bank active; Address and control inputs changing once per clock cycle; $t_{CK} = t_{CK}(\text{MIN})$ ; DQ, DM, and DQS inputs changing twice per clock cycle	IDD4W	1395	mA
AUTO REFRESH CURRENT: $t_{RC} = t_{RC}(\text{MIN})$	IDD5	2160	mA
SELF REFRESH CURRENT: CKE ≤ 0.2V	IDD6	45	mA
OPERATING CURRENT: Four bank interleaving READs (BL=4) with auto precharge, $t_{RC} = t_{RC}(\text{MIN})$ ; $t_{CK} = t_{CK}(\text{MIN})$ ; Address and control inputs change only during Active READ, or WRITE commands.	IDD7A	3060	mA

## AC OPERATING CONDITIONS0

(VDD=VDDQ=2.5V, TA=25°C, f=1MHz)

Parameter/Condition	Symbol	Min	Max	Units	Note
Input High (Logic 1) Voltage, DQ, DQS, and DM signals	VIH(AC)	VREF+0.31		V	3
Input Low (Logic 0) Voltage, DQ, DQS, and DM signals	VIL(AC)		VREF-0.31	V	3
Input Differential Voltage, CK and /CK inputs	VID(AC)	0.7	VDDQ+0.6	V	1
Input Crossing Point Voltage, CK and /CK inputs	VIX(AC)	0.5*VDDQ-0.2	0.5*VDDQ+0.2	V	2


- VID is the magnitude of the difference between the input level on CK and the input on /CK.
- The value of V IX is expected to equal 0.5\*V DDQ of the transmitting device and must track variations in the DC level of the same.
- These parameters should be tested at the pin on actual components and may be checked at either the pin or the pad in simulation. The AC and DC input specifications are relation to a Vref envelope that has been bandwidth limited 20MHz.

(Where x = CAS Latency; U selects RoHS Compliant, lead-free version.)

## AC OPERATING TEST CONDITIONS

(VDD=VDDQ=2.5V, TA=0°C to 70°C)

Parameter	Value	Unit
Input reference voltage for Clock	0.5*VDDQ	V
Input signal maximum peak swing	1.5	V
Input signal minimum slew rate	0.5	V/ns
Input levels (VIH/VIL)	VREF+0.31/VREF-0.31	V
Input timing measurement ref. level	VREF	V
Output timing measurement ref. level	VTT	V
Output load condition	See Load Circuit	



Output Load Circuit (SSTL\_2)

## INPUT/OUTPUT CAPACITANCE

(VDD=VDDQ=2.5V, TA=25°C, f=1MHz)

Parameter	Symbol	Max	Units
Input Capacitance (A0-A12, BA0, BA1, /RAS, /CAS, /WE)	CIN1	47	pF
Input Capacitance (CKE0)	CIN2	47	pF
Input Capacitance (/S0)	CIN3	47	pF
Input Capacitance (CK0, /CK0)	CIN4	15	pF
Data and DQS I/O Capacitance (DQ0-DQ63, CB0-CB7, DQS0-DQS17)	COUT	10	pF
Input Capacitance (DM0-DM8)	CIN5	10	pF



(Where x = CAS Latency; U selects RoHS Compliant, lead-free version.)

**AC TIMING PARAMETERS** (These AC characteristics were tested on the component.)

Symbol	Parameter	Min	Max	Unit	Note	
tRC	Row cycle time	65		ns		
tRFC	Refresh row cycle time	75		ns		
tRAS	Row active time	45	120K	ns		
tRCD	/RAS to /CAS delay	20		ns		
tRP	Row precharge time	20		ns		
tRRD	Row active to Row active delay	15		ns		
tWR	Write recovery time	2		tCK		
tCDLR	Last data in to Read command	1		tCK		
tCCD	Col. address to Col. address delay	1		tCK		
tCK	Clock cycle time Clock cycle time	CL=2.0 (DDR266A/DDR266B) CL=2.5	7.5/10	13	ns	5
			7.5	13	ns	5
tCH	Clock high level width	0.45	0.55	tCK		
tCL	Clock low level width	0.45	0.55	tCK		
tDQSCK	DQS-out access time from CK, /CK	-0.75	+0.75	ns		
tAC	Output data access time from CK, /CK	-0.75	+0.75	ns		
tDQSQ	Data strobe edge to output data edge		+0.5	ns	5	
tRPRE	Read Preamble	0.9	1.1	tCK		
tRPST	Read Postamble	0.4	0.6	tCK		
tDQSS	CK to valid DQS-in	0.75	1.25	tCK		
tWPRES	DQS-in setup time	0		ns	2	
tWPREH	DQS-in hold time	0.25		tCK		
tDSS	DQS falling edge to CK rising-setup time	0.2		tCK		
tDSH	DQS falling edge from CK rising-hold time	0.2		tCK		
tDQSH	DQS-in high level width	0.35		tCK		
tDQSL	DQS-in low level width	0.35		tCK		
tDSC	DQS-in cycle time	0.9	1.1	tCK		
tIS	Address and Control Input setup time	0.9		ns	6	
tIH	Address and Control Input hold time	0.9		ns	6	
tHZ	Data-out high impedance time from CK,/CK	tACmin -400ps		ps		
tLZ	Data-out low impedance time from CK,/CK	tACmin -400ps		ps		
tSL(I)	Input Slew Rate (for input only pins)	0.5		V/ns	6	
tSL(IO)	Input Slew Rate (for I/O pins)	0.5		V/ns	7	
tSL(O)	Output Slew Rate	1.0	4.5	V/ns	10	
tSLMR	Output Slew Rate Matching Ratio (rise to fall)	0.67	1.5	Ratio		
tMRD	Mode register set cycle time	15		ns		
tDS	DQ and DM setup time to DQS	0.5		ns	7,8,9	
tDH	DQ and DM hold time to DQS	0.5		ns	7,8,9	
tDIPW	DQ and DM input pulse width	1.75		ns		
tPDEX	Power down exit time	7.5		ns		
tXSNR	Exit self refresh to non-read command	75		ns		
tXSA	Exit self refresh to bank active command	75		ns	4	
tXSR	Exit self refresh to read command	200		Cycle		
tREF	Refresh interval time	7.8		µs	1	
tQH	Output DQS valid window	tHPmin -tQHS		ns		
tHP	Clock half period	tCLmin or tCHmin		ns		
tQHS	Data hold skew factor		0.75	ns		
tWPST	DQS write postamble time	0.4	0.6	tCK	3	

(Where x = CAS Latency; U selects RoHS Compliant, lead-free version.)

## Notes:

- Maximum burst refresh of 8.
- The specific requirement is that DQS be valid(High or Low) on or before this CK edge. The case shown(DQS going from High\_Z to logic Low) applies when no writes were previously in progress on the bus. If a previous write was in progress, DQS could be High at this time, depending on tDQSS.
- The maximum limit for this parameter is not a device limit. The device will operate with a great value for this parameter, but system performance (bus turnaround) will degrade accordingly.
- A write command can be applied with tRCD satisfied after this command.
- For registered DIMMs, tCL and tCH are  $\geq 45\%$  of the period including both the half period jitter (tJIT(HP)) of the PLL and the half period jitter due to crosstalk (tJIT(crosstalk)) on the DIMM.

### 6. Input Setup/Hold Slew Rate Derating

Input Setup/Hold Slew Rate (V/ns)	$\Delta$ tIS (ps)	$\Delta$ tIH (ps)
0.5	0	0
0.4	+50	+50
0.3	+100	+100

This derating table is used to increase t IS /t IH in the case where the input slew rate is below 0.5V/ns. Input setup/hold slew rate based on the lesser of AC-AC slew rate and DC-DC slew rate.

### 7. I/O Setup/Hold Slew Rate Derating

I/O Setup/Hold Slew Rate (V/ns)	$\Delta$ tDS (ps)	$\Delta$ tDH (ps)
0.5	0	0
0.4	+75	+75
0.3	+150	+150

This derating table is used to increase t DS /t DH in the case where the I/O slew rate is below 0.5V/ns. I/O setup/hold slew rate based on the lesser of AC-AC slew rate and DC-DC slew rate.

### 8. I/O Setup/Hold Plateau Derating

I/O Input Level (mV)	$\Delta$ tDS (ps)	$\Delta$ tDH (ps)
$\pm 280$	+50	+50

This derating table is used to increase tDS/tDH in the case where the input level is flat below VREF  $\pm$  310mV for a duration of up to 2ns.

### 9. I/O Delta Rise/Fall Rate(1/slew-rate) Derating

Delta Rise/Fall Rate (ns/V)	$\Delta$ tDS (ps)	$\Delta$ tDH (ps)
0	0	0
$\pm 0.25$	+50	+50
$\pm 0.5$	+100	+100

This derating table is used to increase tDS/tDH in the case where the DQ and DQS slew rates differ. The Delta Rise/Fall Rate is calated as  $1/\text{SlewRate1} - 1/\text{SlewRate2}$ . For example, if slew rate 1 = 5V/ns and slew rate 2 = .4V/ns then the Delta Rise/Fall Rate =  $-0/5\text{ns/V}$ . Input S/H slew rate based on larger of AC-AC delta rise/fall rate and DC-DC delta rise/fall rate.

- This parameter is for system simulation purpose. It is guaranteed by design.

## REVISION HISTORY

### Rev. Change Description from Previous Revision

- 103 03/24/2004. Component-based specs added.
- 104 03/25/2004. Board updated from PCB 955 (1.400") to PCB 1195 (1.250").
- 105 04/12/2004. CK1 and CK2 termination removed from block. SPD bytes 62, 72, and 91 corrected.
- 106 10/13/2006. U option added.
- 107 07/30/2007. Logo updated. Byte 72 of SPD updated to include Malaysia.

## DISCLAIMER OF LIABILITY

STEC™ Inc. reserves the right to make changes to specifications and product descriptions such as but not limited to numbers, parameters and other technical information contained herein without notice. Please contact the STEC™ Inc. sales office to obtain the latest specifications. STEC™ Inc. grants no warranty with respect to this datasheet, neither explicit or implied, and is not liable for direct or indirect damages. Some states do not grant the exclusion of incidental damages and as such this statement may not be valid in such states. The provisions of the datasheet do not convey to the purchaser of the device any license under any patent rights or other intellectual property rights of STEC Inc. or others.

## EXPORT ADMINISTRATION REGULATIONS

The information provided may be subject to United States Export Controls. Such information should not be downloaded or exported (i), into (or to a national or resident of) Cuba, Iraq, Libya, North Korea, Iran, Syria, or any other country to which the United States has embargoed goods; or given to (ii), anyone on the United States Treasury Department's list of Specially Designated Nationals or the U.S. Commerce Department's Table of Deny Orders. By using the information, you represent and warrant that you are not located in, under the control of, or a national or resident of any such country or on any such list.

## COPYRIGHT NOTICE

Copyright © 2007 by STEC™ Inc. All rights reserved. Information contained in this document, including but not limited to any instructions, descriptions and product specifications, is considered proprietary and confidential to STEC™, Inc. and shall not be modified, used, copied, reproduced or disclosed in whole or in part, in any form or by any means, electronic or mechanical, for any purpose, without the written consent of STEC™ Inc.

---

