

### **FEATURES**

# 256K x 16 MRAM Memory

- Fast 35 ns Read/Write Cycle
- SRAM Compatible Timing, Uses Existing SRAM Controllers Without Redesign
- Unlimited Read & Write Endurance
- Data Non-volatile for >20-years at Temperature
- One Memory Replaces Flash, SRAM, EEPROM and BBSRAM in System for Simpler, More Efficient Design
- Replace battery-backed SRAM solutions with MRAM to improve reliability
- 3.3 Volt Power Supply
- Automatic Data Protection on Power Loss
- Commercial, Industrial, Extended Temperatures
- RoHS-Compliant SRAM TSOPII Package
- RoHS-Compliant SRAM BGA Package Shrinks Board Area By Three **Times**







## INTRODUCTION

data and programs quickly.

The MR2A16A is a 4,194,304-bit magnetoresistive random access memory (MRAM) device organized as 262,144 words of 16 bits. The MR2A16A offers SRAM compatible 35 ns read/write timing with unlimited endurance. Data is always non-volatile for greater than 20-years. Data is automatically protected on power loss by lowvoltage inhibit circuitry to prevent writes with voltage out of specification. The MR2A16A is the ideal memory solution for applications that must permanently store and retrieve critical



The MR2A16A is available in small footprint 400-mil, 44-lead plastic small-outline TSOP type-II package or 8 mm x 8 mm, 48-pin ball grid array (BGA) package with 0.75 mm ball centers. These packages are compatible with similar low-power SRAM products and other non-volatile RAM products.

The MR2A16A provides highly reliable data storage over a wide range of temperatures. The product is offered with commercial temperature (0 to +70 °C), industrial temperature (-40 to +85 °C), and extended temperature (-40 to +105 °C) range options.

### **CONTENTS**

1. DEVICE PIN ASSIGNMENT	2
2. ELECTRICAL SPECIFICATIONS	4
3. TIMING SPECIFICATIONS	7
4. ORDERING INFORMATION	12
5. MECHANICAL DRAWING	13
6. REVISION HISTORY	15
How to Reach Us	15

DQL[7:0]

# 1. DEVICE PIN ASSIGNMENT

UB

LB

BYTE

**ENABLE** 

BUFFER

UB

ΙB

OUTPUT  $\overline{\mathsf{G}}$ **ENABLE** UPPER BYTE OUTPUT ENABLE **BUFFER** LOWER BYTE OUTPUT ENABLE 8 A[17:0] **ADDRESS UPPER** 10 ROW COLUMN **BUFFERS** BYTE DECODER DECODER OUTPUT 8 **BUFFER** SENSE CHIP Ē AMPS **ENABLE** LOWER BUFFER BYTE 256K x 16 OUTPUT BIT **BUFFER** MEMORY UPPER WRITE ARRAY BYTE DQU[15:8] **ENABLE** WRITE **BUFFER** DRIVER **FINAL** WRITE DRIVERS LOWER 8

**Figure 1.1 Block Diagram** 

**Table 1.1 Pin Functions** 

UPPER BYTE WRITE ENABLE


LOWER BYTE WRITE ENABLE


Signal Name	Function
А	Address Input
Ē	Chip Enable
$\overline{W}$	Write Enable
G	Output Enable
DQ	Data I/O
V <sub>DD</sub>	Power Supply
V <sub>ss</sub>	Ground
DC	Do Not Connect
NC	No Connection

BYTE

WRITE DRIVER

Figure 1.2 Pin Diagrams for Available Packages (Top View)





44-Pin TSOP Type II

48-Pin BGA

**Table 1.2 Operating Modes** 

E <sup>1</sup>	<b>G</b> ¹	$\overline{\mathbf{W}}^{1}$	LB <sup>1</sup>	UB <sup>1</sup>	Mode	V <sub>DD</sub> Current	DQL[7:0] <sup>2</sup>	DQU[15:8] <sup>2</sup>
Н	Х	Х	Х	Х	Not selected	<sub>SB1</sub> ,   <sub>SB2</sub>	Hi-Z	Hi-Z
L	Н	Н	Х	Х	Output disabled	l <sub>DDR</sub>	Hi-Z	Hi-Z
L	Х	Х	Н	Н	Output disabled	l <sub>DDR</sub>	Hi-Z	Hi-Z
L	L	Н	L	Н	Lower Byte Read	l <sub>DDR</sub>	$D_Out$	Hi-Z
L	L	Н	Н	L	Upper Byte Read	l <sub>DDR</sub>	Hi-Z	D <sub>Out</sub>
L	L	Н	L	L	Word Read	l <sub>DDR</sub>	$D_Out$	D <sub>Out</sub>
L	Х	L	L	Н	Lower Byte Write	I <sub>DDW</sub>	$D_{in}$	Hi-Z
L	Х	L	Н	L	Upper Byte Write	I <sub>DDW</sub>	Hi-Z	D <sub>in</sub>
L	Х	L	L	L	Word Write	I <sub>DDW</sub>	D <sub>in</sub>	D <sub>in</sub>

 $<sup>^{1}</sup>$  H = high, L = low, X = don't care

<sup>&</sup>lt;sup>2</sup> Hi-Z = high impedance

## 2. ELECTRICAL SPECIFICATIONS

# **Absolute Maximum Ratings**

This device contains circuitry to protect the inputs against damage caused by high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage greater than maximum rated voltages to these high-impedance (Hi-Z) circuits.

The device also contains protection against external magnetic fields. Precautions should be taken to avoid application of any magnetic field more intense than the maximum field intensity specified in the maximum ratings.

Table 2.1 Absolute Maximum Ratings<sup>1</sup>

Parameter	Symbol	Value	Unit
Supply voltage <sup>2</sup>	V <sub>DD</sub>	-0.5 to 4.0	V
Voltage on an pin <sup>2</sup>	V <sub>IN</sub>	$-0.5 \text{ to V}_{DD} + 0.5$	V
Output current per pin	I <sub>OUT</sub>	±20	mA
Package power dissipation	$P_{D}$	0.600	W
Temperature under bias MR2A16A (Commercial) MR2A16AC (Industrial) MR2A16AV (Extended)	T <sub>BIAS</sub>	-10 to 85 -45 to 95 -45 to 110	°C
Storage Temperature	T <sub>stg</sub>	-55 to 150	°C
Lead temperature during solder (3 minute max)	$T_{Lead}$	260	°C
Maximum magnetic field during write MR2A16A (All Temperatures)	H <sub>max_write</sub>	2000	A/m
Maximum magnetic field during read or standby	H <sub>max_read</sub>	8000	A/m

<sup>&</sup>lt;sup>1</sup> Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.

 $<sup>^{2}</sup>$  All voltages are referenced to  $V_{ss}$ .

<sup>&</sup>lt;sup>3</sup> Power dissipation capability depends on package characteristics and use environment.

Parameter	Symbol	Value	Typical	Max	Unit
Power supply voltage	V <sub>DD</sub>	3.0 i	3.3	3.6	V
Write inhibit voltage	V <sub>wi</sub>	2.5	2.7	3.0 i	V
Input high voltage	V <sub>IH</sub>	2.2	-	V <sub>DD</sub> + 0.3 ii	V
Input low voltage	V <sub>IL</sub>	-0.5 <sup>iii</sup>	-	0.8	V
Temperature under bias MR2A16A (Commercial) MR2A16AC (Industrial) MR2A16AV (Extended)	T <sub>A</sub>	0 -40 -40		70 85 105	°C

**Table 2.2 Operating Conditions** 

# **Power Up and Power Down Sequencing**

MRAM is protected from write operations whenever  $V_{DD}$  is less than  $V_{WI}$ . As soon as  $V_{DD}$  exceeds  $V_{DD}$  (min), there is a startup time of 2 ms before read or write operations can start. This time allows memory power supplies to stabilize.

The  $\overline{E}$  and  $\overline{W}$  control signals should track  $V_{DD}$  on power up to  $V_{DD}^-$  0.2 V or  $V_{IH}$  (whichever is lower) and remain high for the startup time. In most systems, this means that these signals should be pulled up with a resistor so that signal remains high if the driving signal is Hi-Z during power up. Any logic that drives  $\overline{E}$  and  $\overline{W}$  should hold the signals high with a power-on reset signal for longer than the startup time.

During power loss or brownout where  $V_{DD}$  goes below  $V_{WI}$ , writes are protected and a startup time must be observed when power returns above  $V_{DD}$  (min).




Figure 2.1 Power Up and Power Down Diagram

 $<sup>^{\</sup>rm i}$  There is a 2 ms startup time once  ${\rm V}_{\rm DD}$  exceeds  ${\rm V}_{\rm DD}$  (max). See **Power Up and Power Down Sequencing** below.

<sup>&</sup>quot;  $V_{IH}(max) = V_{DD} + 0.3 V_{DC}$ ;  $V_{IH}(max) = V_{DD} + 2.0 V_{AC}$  (pulse width ≤ 10 ns) for I ≤ 20.0 mA.

<sup>&</sup>lt;sup>iii</sup>  $V_{\parallel}$  (min) = -0.5  $V_{DC}$ ;  $V_{\parallel}$  (min) = -2.0  $V_{AC}$  (pulse width ≤ 10 ns) for I ≤ 20.0 mA.

Electrical Specifications MR2A16A

# **Table 2.3 DC Characteristics**

Parameter	Symbol	Min	Typical	Max	Unit
Input leakage current	I <sub>Ikg(I)</sub>	-	-	±1	μΑ
Output leakage current	I <sub>lkg(O)</sub>	-	-	±1	μΑ
Output low voltage $(I_{OL} = +4 \text{ mA})$ $(I_{OL} = +100 \mu\text{A})$	V <sub>OL</sub>	-	-	0.4 V <sub>ss</sub> + 0.2	٧
Output high voltage $(I_{OH} = -4 \text{ mA})$ $(I_{OH} = -100 \mu\text{A})$	V <sub>OH</sub>	2.4 V <sub>DD</sub> - 0.2	-	-	V

# **Table 2.4 Power Supply Characteristics**

Parameter	Symbol	Typical	Max	Unit
AC active supply current - read modes <sup>1</sup> (I <sub>OUT</sub> = 0 mA, V <sub>DD</sub> = max)	I <sub>DDR</sub>	55	80	mA
AC active supply current - write modes <sup>1</sup> (V <sub>DD</sub> = max) MR2A16A (Commercial) MR2A16AC (Industrial) MR2A16AV (Extended)	I <sub>DDW</sub>	105 105 105	155 165 165	mA
AC standby current $(V_{DD} = max, \overline{E} = V_{H})$ no other restrictions on other inputs	I <sub>SB1</sub>	18	28	mA
CMOS standby current $(\overline{E} \geq V_{DD} - 0.2 \text{ V and } V_{In} \leq V_{SS} + 0.2 \text{ V or } \geq V_{DD} - 0.2 \text{ V})$ $(V_{DD} = \text{max, } f = 0 \text{ MHz})$	I <sub>SB2</sub>	9	12	mA

<sup>&</sup>lt;sup>1</sup> All active current measurements are measured with one address transition per cycle and at minimum cycle time.

# 3. TIMING SPECIFICATIONS

Table 3.1 Capacitance<sup>1</sup>


Parameter	Symbol	Typical	Max	Unit
Address input capacitance	C <sub>In</sub>	-	6	pF
Control input capacitance	C <sub>In</sub>	-	6	pF
Input/Output capacitance	C <sub>I/O</sub>	-	8	pF

 $<sup>^1~</sup>$  f = 1.0 MHz, dV = 3.0 V,  $\rm T_A$  = 25 °C, periodically sampled rather than 100% tested.


**Table 3.2 AC Measurement Conditions** 

Parameter	Value	Unit
Logic input timing measurement reference level	1.5	V
Logic output timing measurement reference level	1.5	V
Logic input pulse levels	0 or 3.0	V
Input rise/fall time	2	ns
Output load for low and high impedance parameters		3.1
ut load for all other timing parameters See Figure 3.2		3.2

Figure 3.1 Output Load Test Low and High



**Figure 3.2 Output Load Test All Others** 



Timing Specifications MR2A16A


### **Read Mode**

Table 3.3 Read Cycle Timing<sup>1</sup>

Parameter	Symbol	Min	Max	Unit
Read cycle time	t	35	-	ns
Address access time	t	-	35	ns
Enable access time <sup>2</sup>	t <sub>ELQV</sub>	-	35	ns
Output enable access time	t <sub>GLQV</sub>	-	15	ns
Byte enable access time	t <sub>BLQV</sub>	-	15	ns
Output hold from address change	t	3	-	ns
Enable low to output active <sup>3</sup>	t <sub>ELQX</sub>	3	-	ns
Output enable low to output active <sup>3</sup>	t <sub>GLQX</sub>	0	-	ns
Byte enable low to output active <sup>3</sup>	t <sub>BLQX</sub>	0	-	ns
Enable high to output Hi-Z³	t <sub>EHQZ</sub>	0	15	ns
Output enable high to output Hi-Z³	t <sub>GHQZ</sub>	0	10	ns
Byte high to output Hi-Z <sup>3</sup>	t <sub>BHQZ</sub>	0	10	ns

 $<sup>\</sup>overline{W}$  is high for read cycle. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read or write cycles.


Figure 3.3A Read Cycle 1



NOTES:

Device is continuously selected ( $\overline{E} \leq V_{IL}, \ \overline{G} \leq V_{IL}).$ 

Figure 3.3B Read Cycle 2



<sup>&</sup>lt;sup>2</sup> Addresses valid before or at the same time  $\overline{E}$  goes low.

 $<sup>^3</sup>$  This parameter is sampled and not 100% tested. Transition is measured  $\pm 200$  mV from the steady-state voltage.

Timing Specifications MR2A16A

Table 3.4 Write Cycle Timing 1 (W Controlled)<sup>1</sup>

Parameter	Symbol	Min	Max	Unit
Write cycle time <sup>2</sup>	t <sub>AVAV</sub>	35	-	ns
Address set-up time	t	0	-	ns
Address valid to end of write (G high)	t <sub>AVWH</sub>	18	-	ns
Address valid to end of write (G low)	t <sub>AVWH</sub>	20	-	ns
Write pulse width (G high)	t <sub>wlwh</sub>	15	-	ns
Write pulse width (G low)	t <sub>wlwh</sub>	15	-	ns
Data valid to end of write	t <sub>DVWH</sub>	10	-	ns
Data hold time	t <sub>whdx</sub>	0	-	ns
Write low to data Hi-Z³	t <sub>wLQZ</sub>	0	12	ns
Write high to output active <sup>3</sup>	t <sub>whqx</sub>	3	-	ns
Write recovery time	t <sub>whax</sub>	12	-	ns

All write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If  $\overline{G}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high impedance state. After  $\overline{W}$ ,  $\overline{E}$  or  $\overline{UB}/\overline{LB}$  has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between  $\overline{E}$  being asserted low in one cycle to  $\overline{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

- <sup>2</sup> All write cycle timings are referenced from the last valid address to the first transition address.
- This parameter is sampled and not 100% tested. Transition is measured  $\pm 200$  mV from the steady-state voltage. At any given voltage or temperate,  $t_{WLOZ}(max) < t_{WHOX}(min)$

Figure 3.4 Write Cycle Timing 1 (W Controlled)





Table 3.5 Write Cycle Timing 2 (E Controlled)<sup>1</sup>

Parameter	Symbol	Min	Max	Unit
Write cycle time <sup>2</sup>	t <sub>AVAV</sub>	35	-	ns
Address set-up time	t <sub>AVEL</sub>	0	-	ns
Address valid to end of write (G high)	t <sub>AVEH</sub>	18	-	ns
Address valid to end of write $(\overline{G} low)$	t <sub>AVEH</sub>	20	-	ns
Enable to end of write (G high)	t <sub>ELEH</sub> t <sub>ELWH</sub>	15	-	ns
Enable to end of write (G low) <sup>3</sup>	t <sub>ELEH</sub>	15	-	ns
Data valid to end of write	t <sub>DVEH</sub>	10	-	ns
Data hold time	t <sub>EHDX</sub>	0	-	ns
Write recovery time	t <sub>EHAX</sub>	12	-	ns

All write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If  $\overline{G}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high impedance state. After  $\overline{W}$ ,  $\overline{E}$  or  $\overline{UB}/\overline{LB}$  has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between  $\overline{E}$  being asserted low in one cycle to  $\overline{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

- <sup>2</sup> All write cycle timings are referenced from the last valid address to the first transition address.
- If  $\overline{E}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high-impedance state. If  $\overline{E}$  goes high at the same time or before  $\overline{W}$  goes high, the output will remain in a high-impedance state.

Figure 3.5 Write Cycle Timing 2 (E Controlled)<sup>1</sup>



10


Timing Specifications MR2A16A

Table 3.6 Write Cycle Timing 3 (LB/UB Controlled)<sup>1</sup>

Parameter	Symbol	Min	Max	Unit
Write cycle time <sup>2</sup>	t <sub>AVAV</sub>	35	-	ns
Address set-up time	t <sub>AVBL</sub>	0	-	ns
Address valid to end of write (G high)	t <sub>AVBH</sub>	18	-	ns
Address valid to end of write (G low)	t <sub>AVBH</sub>	20	-	ns
Write pulse width (G high)	t <sub>BLEH</sub>	15	-	ns
Write pulse width (G low)	t <sub>BLEH</sub>	15	-	ns
Data valid to end of write	t <sub>DVBH</sub>	10	-	ns
Data hold time	t <sub>BHDX</sub>	0	-	ns
Write recovery time	t <sub>BHAX</sub>	12	-	ns

All write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If  $\overline{G}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high impedance state. After  $\overline{W}$ ,  $\overline{E}$  or  $\overline{UB}/\overline{LB}$  has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. If both byte control signals are asserted, the two signals must have no more than 2 ns skew between them. The minimum time between  $\overline{E}$  being asserted low in one cycle to  $\overline{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.


# Table 3.6 Write Cycle Timing 3 (UB/LB Controlled)



<sup>&</sup>lt;sup>2</sup> All write cycle timings are referenced from the last valid address to the first transition address.

# 4. ORDERING INFORMATION

**Figure 4.1 Part Numbering System** 





**Table 4.1 Available Parts** 


Part Number	Description	Temperature	
MR2A16AYS35	3.3 V 256Kx16 MRAM 44-TSOP	Commercial	
MR2A16ACYS35	3.3 V 256Kx16 MRAM 44-TSOP	Industrial	
MR2A16AVYS35	3.3 V 256Kx16 MRAM 44-TSOP	Extended	
MR2A16AYS35R	3.3 V 256Kx16 MRAM 44-TSOP T&R	Commercial	
MR2A16ACYS35R	3.3 V 256Kx16 MRAM 44-TSOP T&R	Industrial	
MR2A16AVYS35R	3.3 V 256Kx16 MRAM 44-TSOP T&R	Extended	
MR2A16AMA35	3.3 V 256Kx16 MRAM 48-BGA	Commercial	
MR2A16ACMA35	3.3 V 256Kx16 MRAM 48-BGA	Industrial	
MR2A16AVMA35	3.3 V 256Kx16 MRAM 48-BGA	Extended	

# 5. MECHANICAL DRAWING

Figure 5.1 44-TSOP








### **Print Version Not To Scale**

- 1. Dimensions and tolerances per ASME Y14.5M 1994.
- 2. Dimensions in Millimeters.
- Dimensions do not include mold protrusion.
- Dimension does not include DAM bar protrusions.
  DAM Bar protrusion shall not cause the lead width to exceed 0.58.

MR2A16A

Figure 5.2 48-FBGA



### **Print Version Not To Scale**

- 1. Dimensions in Millimeters.
- 2. Dimensions and tolerances per ASME Y14.5M 1994.
- 3. Maximum solder ball diameter measured parallel to DATUM A
- \_\_\_\_\_\_ DATUM A, the seating plane is determined by the spherical crowns of the solder balls.
- 25. Parallelism measurement shall exclude any effect of mark on top surface of package.

## 6. REVISION HISTORY

Revision	Date	Description of Change
4	Jun 18, 2007	Added new industrial and extended temperature product information; updated part ordering information; changed to 2 ms delay after power up; power supply characteristics values updated to TBD for industrial and extended temperature devices.
5	Sept 21, 2007	Changed MR2A16ATS35C product description to Legacy Commercial. Added the New Commerical temperature product (MR2A16AYS35) information. Table 3: MR2A16AYS35 Hmaxwrite=25 Oe. Table 4: MR2A16AYS35 has a 2 ms power up waiting period. Table 6: Applied values to TBD's in IDD specifications.
6	Nov 12, 2007	Table 2: Changed IDDA to IDDR or IDDW. Table 13: Added noteindicating that TS and YS are both valid package codes. Current Part Numbering System: Added commercial (missing letter) temperature range.
7	Sep 12, 2008	Reformat Datasheet for EverSpin, Add BGA Packaging Information, Add Tape & Reel Part Numbers, Add Power Sequencing Info, Correct IOH spec of VOH to -100 uA, Correct ac Test Conditions.
8	July 22, 2009	Add TSOPII Lead Cross-Section, Add Production Note. Converted to new document format.

Unless Otherwise Noted, This is a Production Product - This product conforms to specifications per the terms of the Everspin standard warranty. The product has completed Everspin internal qualification testing and has reached production status.

#### **How to Reach Us:**

Home Page: www.everspin.com

### E-Mail:

support@everspin.com orders@everspin.com sales@everspin.com

### USA/Asia/Pacific

Everspin Technologies 1300 N. Alma School Road, CH-409 Chandler, Arizona 85224 +1-877-347-MRAM (6726) +1-480-347-1111

### **Europe, Middle East and Africa**

support.europe@everspin.com Wokingham, United Kingdom +44 (0)118 907 6155

### **Japan**

support.japan@everspin.com Yokohama, Japan +81 (0) 45-846-6299

**Document Control Number:** 

EST00193\_MR2A16A, Revision 8.4, 9/2009 Filename:

EST\_MR2A16A\_prod.pdf

Information in this document is provided solely to enable system and software implementers to use Everspin Technologies products. There are no express or implied licenses granted hereunder to design or fabricate any integrated circuit or circuits based on the information in this document. Everspin Technologies reserves the right to make changes without further notice to any products herein. Everspin makes no warranty, representation or quarantee regarding the suitability of its products for any particular purpose, nor does Everspin Technologies assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters, which may be provided in Everspin Technologies data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters including "Typicals" must be validated for each customer application by customer's technical experts. Everspin Technologies does not convey any license under its patent rights nor the rights of others. Everspin Technologies products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Everspin Technologies product could create a situation where personal injury or death may occur. Should Buyer purchase or use Everspin Technologies products for any such unintended or unauthorized application, Buyer shall indemnify and hold Everspin Technologies and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Everspin Technologies was negligent regarding the design or manufacture of the part. Everspin™ and the Everspin logo are trademarks of Everspin Technologies, Inc. All other product or service names are the property of their respective owners.

©Everspin Technologies, Inc. 2009

