

Datasheet

Numonyx[™] StrataFlash[®] Embedded Memory (P33)

Product Features

- High performance:
 - 85 ns initial access
 - 52MHz with zero wait states, 17ns clock-todata output synchronous-burst read mode
 - 25 ns asynchronous-page read mode
 - 4-, 8-, 16-, and continuous-word burst mode
 - Buffered Enhanced Factory Programming (BEFP) at 5 μ s/byte (Typ)
 - 3.0 V buffered programming at 7 $\mu s/byte$ (Typ)
- Architecture:
 - Multi-Level Cell Technology: Highest Density at Lowest Cost
 - Asymmetrically-blocked architecture
 - Four 32-KByte parameter blocks: top or bottom configuration
 - 128-KByte main blocks
- Voltage and Power:
 - V_{CC} (core) voltage: 2.3 V 3.6 V
 - V_{CCO} (I/O) voltage: 2.3 V 3.6 V
 - Standby current: 35µA (Typ) for 64-Mbit
 - 4-Word synchronous read current: 16 mA (Typ) at 52MHz
- Quality and Reliability
 - Operating temperature: -40 °C to +85 °C
 - Minimum 100,000 erase cycles per block
 - ETOX[™] VIII process technology

- Security:
 - One-Time Programmable Registers:
 - 64 unique factory device identifier bits
 - 2112 user-programmable OTP bits
 - Selectable OTP space in Main Array:
 - Four pre-defined 128-KByte blocks (top or bottom configuration).
 Up to Full Array OTP Lockout
 - Absolute write protection: $V_{PP} = V_{SS}$
 - Power-transition erase/program lockout
 - Individual zero-latency block locking
 - Individual block lock-down capability
- Software:
 - 20 µs (Typ) program suspend
 - 20 μs (Typ) erase suspend
 - Numonyx[™] Flash Data Integrator optimized
 - Basic Command Set and Extended
 - Command Set compatible
 - Common Flash Interface capable
- Density and Packaging
 - 56-Lead TSOP package (64, 128, 256, 512-Mbit)
 - 64-Ball Numonyx[™] Easy BGA package (64, 128, 256, 512-Mbit)
 - Numonyx[™] QUAD+ SCSP (64, 128, 256, 512-Mbit)
 - 16-bit wide data bus

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH NUMONYX[™] PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN NUMONYX'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NUMONYX ASSUMES NO LIABILITY WHATSOEVER, AND NUMONYX DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF NUMONYX PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Numonyx products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Numonyx may make changes to specifications and product descriptions at any time, without notice.

Numonyx, B.V. may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Numonyx reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Contact your local Numonyx sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Numonyx literature may be obtained by visiting Numonyx's website at http://www.numonyx.com.

Numonyx, the Numonyx logo, and StrataFlash are trademarks or registered trademarks of Numonyx , B.V. or its subsidiaries in other countries. *Other names and brands may be claimed as the property of others.

Copyright © 2007, Numonyx, B.V., All Rights Reserved.

Contents

1.0		Juction	-
		Nomenclature Acronyms	
		Conventions	
2.0		ional Overview	
2.0		Virtual Chip Enable Description	
3.0	Packa	ge Information	10
		56-Lead TSOP	
		64-Ball Easy BGA Package 1	
	3.3	QUAD+ SCSP Packages1	4
4.0	Ballou	It and Signal Descriptions1	17
		Signal Ballout 1	
		Signal Descriptions	
		Dual Die SCSP Configurations 2 Memory Maps 2	
5.0		num Ratings and Operating Conditions	
		Absolute Maximum Ratings	
		Operating Conditions	
6.0		ical Specifications	
		DC Current Characteristics	
		-	
7.0		aracteristics	
		AC Test Conditions	
		AC Read Specifications	
		AC Write Specifications	
		Program and Erase Characteristics	
8.0	Power	r and Reset Specifications4	¥1
		Power-Up and Power-Down	
		Reset Specifications4	
		Power Supply Decoupling4	
9.0	Bus O	perations4	13
		Read4	
		Write	
		Output Disable 4 Standby 4	
		Reset	
		Device Command Bus Cycles4	
10.0	Comm	and Definitions4	16
11.0	Device	e Operations4	18
11.0		Status Register	
	11.2	Read Operations5	55
		11.2.1 Asynchronous Page-Mode Read5	55
		11.2.2 Synchronous Burst-Mode Read	
		11.2.3 Read Device Identifier	
		11.2.4 CFI Query)/

	11.3	Programming Operations	57
		11.3.1 Word Programming	58
		11.3.2 Buffered Programming	58
		11.3.3 Buffered Enhanced Factory Programming	59
		11.3.4 Program Suspend	61
		11.3.5 Program Resume	62
		11.3.6 Program Protection	62
	11.4	Erase Operations	62
		11.4.1 Block Erase	62
		11.4.2 Erase Suspend	63
		11.4.3 Erase Resume	63
		11.4.4 Erase Protection	63
		11.4.5 Security Modes	64
		11.4.6 Block Locking	64
		11.4.7 Selectable One-Time Programmable Blocks	66
		11.4.8 Protection Registers	66
12.0	Flow	charts	69
		mon Flash Interface	
	13.1		
	13.2		
	13.3		
	13.4	Numonyx-Specific Extended Query Table	
14.0	Write	e State Machine	87
Α	Addit	tional Information	94
в	Orde	ring Information for Discrete Products	95
С		-	
L	orde	ring Information for SCSP Products	

Revision History

Date	Revision	Description
April 2006	001	Initial release
August 2006	002	Product release
May 2007	003	Update and provide general document clarifications Revise ICCR values for Page-Mode Read Added note for V _{ccq} change on TSOP burst operation Added TSOP Burst AC Read specification Updated new revision of CFI Updated Flowcharts Updated description of Burst Operation Document changes regarding burst operation with the TSOP package.
October 2007	004	Updated for 65nm lithography. Define W602 Erase to Suspend.
November 2007	05	Applied Numonyx template and datasheet organization.

November 2007 314749-05

1.0 Introduction

This document provides information about the Numonyx[™] StrataFlash[®] Embedded Memory (P33) device and describes its features, operation, and specifications.

P33 is the latest generation of Numonyx[™] StrataFlash[®] memory devices. Offered in 64-Mbit up through 512-Mbit densities, the P33 flash memory device brings reliable, two-bit-per-cell storage technology to the embedded flash market segment. Benefits include more density in less space, high-speed interface, lowest cost-per-bit NOR device, and support for code and data storage. Features include high-performance synchronous-burst read mode, fast asynchronous access times, low power, flexible security options, and three industry standard package choices.

P33 product family is manufactured using Intel^{*} 130 nm ETOX[™] VIII process technology. The P33 product family is also planned on the Numonyx[™] 65nm process lithography. 65nm AC timing changes are noted in this datasheet, and should be taken into account for all new designs

1.1 Nomenclature

3.0 V :	V_{CC} (core) and V_{CCQ} (I/O) voltage range of 2.3 V – 3.6 V
9.0 V :	V_{PP} voltage range of 8.5 V – 9.5 V
Block :	A group of bits, bytes, or words within the flash memory array that erase simultaneously. The Numonyx [™] StrataFlash [®] Embedded Memory (P33) has two block sizes: 32 KByte and 128 KByte.
Main block :	An array block that is usually used to store code and/or data. Main blocks are larger than parameter blocks.
Parameter block :	An array block that may be used to store frequently changing data or small system parameters that traditionally would be stored in EEPROM.
Top parameter device :	A device with its parameter blocks located at the highest physical address of its memory map.
Bottom parameter device :	A device with its parameter blocks located at the lowest physical address of its memory map.

1.2 Acronyms

BEFP :	Buffer Enhanced Factory Programming
CUI :	Command User Interface
MLC :	Multi-Level Cell
OTP :	One-Time Programmable
PLR :	Protection Lock Register
PR:	Protection Register
RCR :	Read Configuration Register
RFU :	Reserved for Future Use
SR :	Status Register
WSM :	Write State Machine

1.3 Conventions

VCC :	Signal or voltage connection
V _{CC} :	Signal or voltage level
0h :	Hexadecimal number suffix
0b :	Binary number suffix
SR[4]:	Denotes an individual register bit.
A[15:0]:	Denotes a group of similarly named signals, such as address or data bus.
A5 :	Denotes one element of a signal group membership, such as an individual address bit.
Bit :	Single Binary unit
Byte :	Eight bits
Word :	Two bytes, or sixteen bits
Kbit :	1024 bits
KByte :	1024 bytes
KWord :	1024 words
Mbit :	1,048,576 bits
MByte :	1,048,576 bytes
MWord :	1,048,576 words
К	1,000
М	1,000,000

2.0 Functional Overview

This section provides an overview of the features and capabilities of the NumonyxTM StrataFlash[®] Embedded Memory (P33) device.

The Kearny Family Flash memory provides density upgrades from 64-Mbit through 512-Mbit. This family of devices provides high performance at low voltage on a 16-bit data bus. Individually erasable memory blocks are sized for optimum code and data storage.

Upon initial power up or return from reset, the device defaults to asynchronous pagemode read. Configuring the RCR enables synchronous burst-mode reads. In synchronous burst mode, output data is synchronized with a user-supplied clock signal. A WAIT signal provides an easy CPU-to-flash memory synchronization.

In addition to the enhanced architecture and interface, the device incorporates technology that enables fast factory program and erase operations. Designed for low-voltage systems, the Kearny Family Flash memory supports read operations with V_{CC} at 3.0V, and erase and program operations with V_{PP} at 3.0V or 9.0V. BEFP provides the fastest flash array programming performance with V_{PP} at 9.0V, which increases factory throughput. With V_{PP} at 3.0V, VCC and VPP can be tied together for a simple, ultra low power design. In addition to voltage flexibility, a dedicated VPP connection provides complete data protection when V_{PP} \leq V_{PPLK}.

The CUI is the interface between the system processor and all internal operations of the device. An internal WSM automatically executes the algorithms and timings necessary for block erase and program. A Status Register indicates erase or program completion and any errors that may have occurred.

An industry-standard command sequence invokes program and erase automation. Each erase operation erases one block. The Erase Suspend feature allows system software to pause an erase cycle to read or program data in another block. Program Suspend allows system software to pause programming to read other locations. Data is programmed in word increments (16 bits).

The Kearny Family Flash memory protection register allows unique flash device identification that can be used to increase system security. The individual Block Lock feature provides zero-latency block locking and unlocking. In addition, the Kearny Family Flash memory may also pre-define main array space as OTP.

2.1 Virtual Chip Enable Description

The 512 Mbit Kearny Family Flash memory employs a Virtual Chip Enable which combines two 256-Mbit die with a common chip enable, F1-CE# for QUAD+ packages or CE# for Easy BGA packages (refer to Figure 10 and Figure 11 for additional details). Address A24 (QUAD+ package) or A25 (Easy BGA and TSOP package) is then used to select between the die pair with F1-CE# / CE# asserted, depending upon the package option used. When chip enable is asserted and QUAD+ A24 (Easy BGA A25) is low (V_{IL}), The lower parameter die is selected; when chip enable is asserted and QUAD+ A24 (Easy BGA A25) is high (V_{IH}), the upper parameter die is selected. Refer to Table 1, "Flash Die Virtual Chip Enable Truth Table for 512 Mbit QUAD+ Package" and Table 2, "Flash Die Virtual Chip Enable Truth Table for 512 Mbit TSOP / Easy BGA Package" for additional details.

Die Selected	F1-CE#	A24
Lower Param Die	L	L
Upper Param Die	L	Н

Table 1: Flash Die Virtual Chip Enable Truth Table for 512 Mbit QUAD+ Package

Table 2: Flash Die Virtual Chip Enable Truth Table for 512 Mbit TSOP / Easy BGA Package

Die Selected	CE#	A25
Lower Param Die	L	L
Upper Param Die	L	Н

3.0 Package Information

3.1 56-Lead TSOP






Table 3: TSOP Package Dimensions (Sheet 1 of 2)

Product Information	Symbol	Millimeters				Notes		
Product Information	Symbol	Min	Nom	Max	Min	Nom	Max	Notes
Package Height	А	-	-	1.200	-	-	0.047	
Standoff	A_1	0.050	-	-	0.002	-	-	
Package Body Thickness	A ₂	0.965	0.995	1.025	0.038	0.039	0.040	
Lead Width	b	0.100	0.150	0.200	0.004	0.006	0.008	
Lead Thickness	С	0.100	0.150	0.200	0.004	0.006	0.008	
Package Body Length	D_1	18.200	18.400	18.600	0.717	0.724	0.732	
Package Body Width	Е	13.800	14.000	14.200	0.543	0.551	0.559	
Lead Pitch	е	-	0.500	-	-	0.0197	-	
Terminal Dimension	D	19.800	20.00	20.200	0.780	0.787	0.795	
Lead Tip Length	L	0.500	0.600	0.700	0.020	0.024	0.028	

Datasheet 10

Product Information	Symbol		Millimeters			Notes		
	Symbol	Min	Nom	Max	Min	Nom	Max	Notes
Lead Count	Ν	-	56	-	-	56	-	
Lead Tip Angle	ý	0°	3°	5°	0°	3°	5°	
Seating Plane Coplanarity	Y	-	-	0.100	-	-	0.004	
Lead to Package Offset	Z	0.150	0.250	0.350	0.006	0.010	0.014	

Table 3: TSOP Package Dimensions (Sheet 2 of 2)

Notes:

1.

One dimple on package denotes Pin 1. If two dimples, then the larger dimple denotes Pin 1. Pin 1 will always be in the upper left corner of the package, in reference to the product mark. 2. 3.

3.2 64-Ball Easy BGA Package




Figure 2: 64-Mbit and 128-Mbit Easy BGA Mechanical Specifications

Table 4: 64-Mbit and 128-Mbit Easy BGA Package Dimensions (Sheet 1 of 2)

Product Information	Symbol	Millimeters			Inches			Notes
	Symbol	Min	Nom	Max	Min	Nom	Max	Notes
Package Height	A	-	-	1.200	-	-	0.0472	
Ball Height	A1	0.250	-	-	0.0098	-	-	
Package Body Thickness	A2	-	0.780	-	-	0.0307	-	

Product Information	Symbol		Millimeters	S	Inches			Notes
Product Information	Symbol	Min	Nom	Max	Min	Nom	Max	Notes
Ball (Lead) Width	b	0.330	0.430	0.530	0.0130	0.0169	0.0209	
Package Body Width	D	9.900	10.000	10.100	0.3898	0.3937	0.3976	1
Package Body Length	E	7.900	8.000	8.100	0.3110	0.3149	0.3189	1
Pitch	[e]	-	1.000	-	-	0.0394	-	
Ball (Lead) Count	N	-	64	-	-	64	-	
Seating Plane Coplanarity	Y	-	-	0.100	-	-	0.0039	
Corner to Ball A1 Distance Along D	S1	1.400	1.500	1.600	0.0551	0.0591	0.0630	1
Corner to Ball A1 Distance Along E	S2	0.400	0.500	0.600	0.0157	0.0197	0.0236	1

Table 4: 64-Mbit and 128-Mbit Easy BGA Package Dimensions (Sheet 2 of 2)

Notes:

Daisy Chain Evaluation Unit information is at Nu;monyx[™] Flash Memory Packaging Technology http:// developer.Numonyx.com/design/flash/packtech.




Figure 3: 256-Mbit and 512-Mbit Easy BGA Mechanical Specifications

Product Information	Symbol		Millimeter	S		Inches		Natas
Product Information	Symbol	Min	Nom	Max	Min	Nom	Max	- Notes
Package Height (256-Mbit)	A	-	-	1.200	-	-	0.0472	
Package Height (512-Mbit)	А	-	-	1.300	-	-	0.0512	
Ball Height	A1	0.250	-	-	0.0098	-	-	
Package Body Thickness (256-Mbit)	A2	-	0.780	-	-	0.0307	-	
Package Body Thickness (512-Mbit)	A2	-	0.910	-	-	0.0358	-	
Ball (Lead) Width	b	0.330	0.430	0.530	0.0130	0.0169	0.0209	
Package Body Width	D	9.900	10.000	10.100	0.3898	0.3937	0.3976	1
Package Body Length	E	12.900	13.000	13.100	0.5079	0.5118	0.5157	1
Pitch	[e]	-	1.000	-	-	0.0394	-	
Ball (Lead) Count	Ν	-	64	-	-	64	-	
Seating Plane Coplanarity	Y	-	-	0.100	-	-	0.0039	
Corner to Ball A1 Distance Along D	S1	1.400	1.500	1.600	0.0551	0.0591	0.0630	1
Corner to Ball A1 Distance Along E	S2	2.900	3.000	3.100	0.1142	0.1181	0.1220	1

Table 5: 256-Mbit and 512-Mbit Easy BGA Package Dimensions

Notes: 1. Daisy Chain Evaluation Unit information is at Numonyx[™] Flash Memory Packaging Technology http:// developer.numonyx.com/design/flash/packtech.

3.3 QUAD+ SCSP Packages




Figure 4: 64/128-Mbit, 88-ball (80 active) QUAD+ SCSP Specifications (8x10x1.2 mm)




Figure 5: 256-Mbit, 88-ball (80 active) QUAD+ SCSP Specifications (8x11x1.0 mm)




Figure 6: 512-Mbit, 88-ball (80 active) QUAD+ SCSP Specifications (8x11x1.2 mm)

Ballout and Signal Descriptions 4.0

Signal Ballout 4.1




Figure 7: 56-Lead TSOP Pinout (64/128/256/512-Mbit)

Notes:

- A1 is the least significant address bit. 1.
- A23 is valid for 128-Mbit densities and above; otherwise, it is a no connect (NC). 2. 3. 4. 5.
- A24 is valid for 256-Mbit densities and above; otherwise, it is a no connect (NC).
- A25 is valid for 512-Mbit densities; otherwise, it is a no connect (NC).
- Please refer to the latest specification update for synchronous read operation on the TSOP package. The synchronous read input signals (i.e. ADV# and CLK) should be tied off to support asynchronous reads otherwise. See Section 4.2, "Signal Descriptions" on page 19. for additional information.




Figure 8: 64-Ball Easy BGA Ballout (64/128/256/512-Mbit)

Notes:

- A1 is the least significant address bit. 1.
- 2. A23 is valid for 128-Mbit densities and above; otherwise, it is a no connect.
- 3. 4. A24 is valid for 256-Mbit densities and above; otherwise, it is a no connect.
- A25 is valid for 512-Mbit densities; otherwise, it is a no connect.

Pin 1	1	2	3	4	5	6	7	8	
A	DU	DU	Depop	Depop	Берор	Берор	DU	DU	A
В	A4	A18	A19	VSS	vcc	vcc	A21	A11	В
С	A5	RO	A23	VSS		CLK	A22	A12	С
D	A3	A17	A24	VPP	A		A9	A13	D
E	A2	A7	8	WP#	ADV#	A20	A10	A15	E
F	A1	A6	A A	RST#	WE#	A 8	A14	A16	F
G	A0	DQ8	DQ2	DQ10	DQ5	DQ13	WAIT	F2-CE#	G
Н	R	DQ0	DQ1	DQ3	DQ12	DQ14	DQ7	F2-OE#	н
J		F1-OE#	DQ9	DQ11	DQ4	DQ6	DQ15	VCCQ	J
К	F1-CE#	REM	×.	BU	REO	vcc	VCCQ		к
L	vss	VSS	vccq	vcc	vss	vss	VSS	vss	L
М	DU	DU	Depop	Depop	Берор	Depop	DU	DU	М
	1	2	3	4	5	6	7	8	

Figure 9: 88-Ball (80-Active Ball) QUAD+ SCSP Ballout

Notes:

A22 is valid for 128-Mbit densities and above; otherwise, it is a no connect. A23 is valid for 256-Mbit densities and above; otherwise, it is a no connect. A24 is valid for 512-Mbit densities and above; otherwise, it is a no connect. F2-CE# and F2-OE# are no connects.

1. 2. 3. 4.

Signal Descriptions 4.2

This section has signal descriptions for the various Numonyx[™] StrataFlash[®] Embedded Memory (P33) device packages.

Symbol	Туре	Name and Function			
A[MAX:1]	Input	ADDRESS INPUTS: Device address inputs. 64-Mbit: A[22:1]; 128-Mbit: A[23:1]; 256-Mbit: A[24:1]; 512-Mbit: A[25:1]. Note: The virtual selection of the 256-Mbit "Top parameter" die in the dual-die 512-Mbit configuration is accomplished by setting A25 high (V _{IH}).			
DQ[15:0]	Input/ Output	DATA INPUT/OUTPUTS: Inputs data and commands during write cycles; outputs data during memory, Status Register, Protection Register, and Read Configuration Register reads. Data balls float when the CE# or OE# are deasserted. Data is internally latched during writes.			
ADV#	Input	ADDRESS VALID: Active low input. During synchronous read operations, addresses are latched on the rising edge of ADV#, or on the next valid CLK edge with ADV# low, whichever occurs first. In asynchronous mode, the address is latched when ADV# going high or continuously flows through if ADV# is held low. WARNING: Designs not using ADV# must tie it to VSS to allow addresses to flow through.			
CE#	Input	CHIP ENABLE: Active low input. CE# low selects the associated flash memory die. When asserted, flash internal control logic, input buffers, decoders, and sense amplifiers are active. When deasserted, the associated flash die is deselected, power is reduced to standby levels, data and WAIT outputs are placed in high-Z state. WARNING: All chip enables must be high when device is not in use.			
CLK	Input	CLOCK: Synchronizes the device with the system's bus frequency in synchronous-read mode. During synchronous read operations, addresses are latched on the rising edge of ADV#, or on the next valid CLK edge with ADV# low, whichever occurs first. WARNING: Designs not using CLK for synchronous read mode must tie it to VCCQ or VSS.			
OE#	Input	OUTPUT ENABLE: Active low input. OE# low enables the device's output data buffers during read cycles. OE# high places the data outputs and WAIT in High-Z.			
RST#	Input	RESET: Active low input. RST# resets internal automation and inhibits write operations. This provides data protection during power transitions. RST# high enables normal operation. Exit fr reset places the device in asynchronous read array mode.			
WAIT	Output	 WAIT: Indicates data valid in synchronous array or non-array burst reads. RCR[10], (WT) determines its polarity when asserted. WAIT's active output is V_{OL} or V_{OH} when CE# and OE# are V_{IL}. WAIT is high-Z if CE# or OE# is V_{IH}. In synchronous array or non-array read modes, WAIT indicates invalid data when asserted and valid data when deasserted. In asynchronous page mode, and all write modes, WAIT is deasserted. 			
WE#	Input	WRITE ENABLE: Active low input. WE# controls writes to the device. Address and data are latched on the rising edge of WE#.			
WP#	Input	WRITE PROTECT: Active low input. WP# low enables the lock-down mechanism. Blocks in lock- down cannot be unlocked with the Unlock command. WP# high overrides the lock-down function enabling blocks to be erased or programmed using software commands.			
VPP	Power/ Input	Erase and Program Power: A valid voltage on this pin allows erasing or programming. Memory contents cannot be altered when $V_{PP} \leq V_{PPLK}$. Block erase and program at invalid V_{PP} voltages should not be attempted. Set $V_{PP} = V_{PPL}$ for in-system program and erase operations. To accommodate resistor or diode drops from the system supply, the V_{IH} level of V_{PP} can be as low as V_{PPL} min. V_{PP} must remain above V_{PPL} min to perform in-system flash modification. VPP may be 0 V during read operations. V_{PPH} can be applied to main blocks for 1000 cycles maximum and to parameter blocks for 2500 cycles. VPP can be connected to 9 V for a cumulative total not to exceed 80 hours. Extended use of this pin at 9 V may reduce block cycling capability.			
VCC	Power	Device Core Power Supply: Core (logic) source voltage. Writes to the flash array are inhibited when $V_{CC} \leq V_{LKO}$. Operations at invalid V_{CC} voltages should not be attempted.			
VCCQ	Power	Output Power Supply: Output-driver source voltage.			
VSS	Power	Ground: Connect to system ground. Do not float any VSS connection.			
RFU	-	Reserved for Future Use: Reserved by Numonyx for future device functionality and enhancement. These should be treated in the same way as a Don't Use (DU) signal.			
DU	-	Don't Use: Do not connect to any other signal, or power supply; must be left floating.			
NC	-	No Connect: No internal connection; can be driven or floated.			


 Table 6:
 TSOP and Easy BGA Signal Descriptions

Symbol	Туре	Name and Function			
A[MAX:0]	Input	ADDRESS INPUTS: Device address inputs. 64-Mbit: A[21:0]; 128-Mbit: A[22:0]; 256-Mbit: A[23:0]; 512-Mbit: A[24:0]. Note: The virtual selection of the 256-Mbit "Top parameter" die in the dual-die 512-Mbit configuration is accomplished by setting A24 high (V _{IH}).			
DQ[15:0]	Input/ Output	DATA INPUT/OUTPUTS: Inputs data and commands during write cycles; outputs data during memory, Status Register, Protection Register, and Read Configuration Register reads. Data balls float when the CE# or OE# are deasserted. Data is internally latched during writes.			
		ADDRESS VALID: Active low input. During synchronous read operations, addresses are latched on the rising edge of ADV#, or on the next valid CLK edge with ADV# low, whichever occurs first.			
ADV#	Input	In asynchronous mode, the address is latched when ADV# going high or continuously flows through if ADV# is held low.			
		WARNING: Designs not using ADV# must tie it to VSS to allow addresses to flow through.			
F1-CE#	Input	FLASH CHIP ENABLE: Active low input. CE# low selects the associated flash memory die. When asserted, flash internal control logic, input buffers, decoders, and sense amplifiers are active. When deasserted, the associated flash die is deselected, power is reduced to standby levels, data and WAIT outputs are placed in high-Z state. Note: F2-CE# is a NC for this part WARNING: All chip enables must be high when device is not in use.			
CLK	Input	CLOCK: Synchronizes the device with the system's bus frequency in synchronous-read mode. During synchronous read operations, addresses are latched on the rising edge of ADV#, or on the next valid CLK edge with ADV# low, whichever occurs first.			
		WARNING: Designs not using CLK for synchronous read mode must tie it to VCCQ or VSS.			
F1-OE#	Input	OUTPUT ENABLE: Active low input. OE# low enables the device's output data buffers during read cycles. OE# high places the data outputs and WAIT in High-Z. Note: F2-OE# is a NC for this part.			
RST#	Input	RESET: Active low input. RST# resets internal automation and inhibits write operations. This provides data protection during power transitions. RST# high enables normal operation. Exit from reset places the device in asynchronous read array mode.			
WAIT	Output	 WAIT: Indicates data valid in synchronous array or non-array burst reads. Read Configuration Register bit 10 (RCR 10, WT) determines its polarity when asserted. WAIT's active output is V_{OL} or V_{OH} when CE# and OE# are V_{IL}. WAIT is high-Z if CE# or OE# is V_{IH}. In synchronous array or non-array read modes, WAIT indicates invalid data when asserted and valid data when deasserted. 			
		In asynchronous page mode, and all write modes, WAIT is deasserted.			
WE#	Input	WRITE ENABLE: Active low input. WE# controls writes to the device. Address and data are latched on the rising edge of WE#.			
WP#	Input	WRITE PROTECT: Active low input. WP# low enables the lock-down mechanism. Blocks in lock-down cannot be unlocked with the Unlock command. WP# high overrides the lock-down function enabling blocks to be erased or programmed using software commands.			
		Erase and Program Power: A valid voltage on this pin allows erasing or programming. Memory contents cannot be altered when $V_{PP} \leq V_{PPLK}$. Block erase and program at invalid V_{PP} voltages should not be attempted.			
VPP	Power/ Input	Set $V_{PP} = V_{PPL}$ for in-system program and erase operations. To accommodate resistor or diode drops from the system supply, the V_{IH} level of V_{PP} can be as low as V_{PPL} min. V_{PP} must remain above V_{PPL} min to perform in-system flash modification. VPP may be 0 V during read operations.			
		V_{PPH} can be applied to main blocks for 1000 cycles maximum and to parameter blocks for 2500 cycles. VPP can be connected to 9 V for a cumulative total not to exceed 80 hours. Extended use of this pin at 9 V may reduce block cycling capability.			
VCC	Power	Device Core Power Supply: Core (logic) source voltage. Writes to the flash array are inhibited when $V_{CC} \leq V_{LKO}$. Operations at invalid V_{CC} voltages should not be attempted.			
VCCQ	Power	Output Power Supply: Output-driver source voltage.			
VSS	Power	Ground: Connect to system ground. Do not float any VSS connection.			
RFU	-	Reserved for Future Use: Reserved by Numonyx for future device functionality and enhancement. These should be treated in the same way as a Don't Use (DU) signal.			
DU		Don't Use: Do not connect to any other signal, or power supply; must be left floating.			
NC		No Connect: No internal connection; can be driven or floated.			


Table 7: QUAD+ SCSP Signal Descriptions

4.3 Dual Die SCSP Configurations

Figure 10: 512-Mbit Easy BGA / TSOP Top or Bottom Parameter Block Diagram







Note: $A_{max} = V_{ih}$ selectes the Top Parameter Die; $A_{max} = V_{il}$ selects the Bottom Parameter Die.

4.4 Memory Maps

Table 8 through Table 10 show the Numonyx[™] StrataFlash[®] Embedded Memory (P33) maps. The memory array is divided into multiple 8-Mbit Programming Regions (see Section 11.3, "Programming Operations" on page 57).

Datasheet 22

	Size (KB)	Blk	64-Mbit
	32	66	3FC000 - 3FFFFF
ing	:	:	:
e mu ion	32	63	3F0000 - 3F3FFF
One Programming Region	128	62	3E0000 - 3EFFFF
Pro	:	:	:
	128	56	380000 - 38FFFF
ō	128	55	370000 - 37FFFF
n min	128	54	360000 - 36FFFF
Seven gramm tegions	:	:	:
Seven Programmi Regions	128	1	010000 - 01FFFF
Ā	128	0	000000 - 00FFFF

 Table 8:
 Discrete Top Parameter Memory Maps (all packages)

	Size (KB)	Blk	256-Mbit
	32	258	FFC000 - FFFFFF
One Programming Region	:	:	:
ar m m ion	32	255	FF0000 - FF3FFF
01 gra Reg	128	254	FE0000 - FEFFFF
Pro	:	:	÷
	128	248	F80000 - F8FFFF
٥	128	247	F70000 - F7FFFF
One min ns	128	246	F60000 - F6FFFF
ty-(am gio	:	:	:
Thirty-One Programming Regions	128	1	010000 - 01FFFF
Ē	128	0	000000 - 00FFFF

	Size (KB)	Blk	128-Mbit
	32	130	7FC000 - 7FFFFF
One Programming Region	:	:	:
One ramm egion	32	127	7F0000 - 7F3FFF
0 gra Reg	128	126	7E0000 - 7EFFFF
Pro	:	:	:
	128	120	780000 - 78FFFF
ō	128	119	770000 - 77FFFF
ns n	128	118	760000 - 76FFFF
ftee am gio	:	:	÷
Fifteen Programmir Regions	128	1	010000 - 01FFFF
٩	128	0	000000 - 00FFFF

Table 9: Discrete Bottom Parameter Memory Maps (all packages)

	Size (KB)	Blk	64-Mbit
бu	128	66	3F0000 - 3FFFFF
even ammi gions	128	65	3E0000 - 3EFFFF
	:	:	÷
So rogr Re	128	12	090000 - 09FFFF
ā	128	11	080000 - 08FFFF

	Size (KB)	Blk	128-Mbit
ور	128	130	7F0000 - 7FFFFF
_ := o	128	129	7E0000 - 7EFFFF
Fifteen gramm tegions	:	:	:
Fi Re Re	128	12	090000 - 09FFFF
ā	128	11	080000 - 08FFFF

	Size (KB)	Blk	64-Mbit
	128	10	070000 - 07FFFF
ing	:	:	:
One ramm egion	128	4	010000 - 01FFFF
52	32	3	00C000 - 00FFFF
Pro	:	:	:
	32	0	000000 - 003FFF

 Table 9:
 Discrete Bottom Parameter Memory Maps (all packages)

	Size (KB)	Blk	256-Mbit
D	128	258	FF0000 - FFFFFF
Thirty-One Programming Regions	128	257	FE0000 - FEFFFF
am am gio	:	:	:
Thir rogi Re	128	12	090000 - 09FFFF
Ē	128	11	080000 - 08FFFF
	128	10	070000 - 07FFFF
ing	:	:	÷
One ramm egion	128	4	010000 - 01FFFF
One Programming Region	32	3	00C000 - 00FFFF
Pro	:	:	:
	32	0	000000 - 003FFF

	Size (KB)	Blk	256-Mbit
٥	128	258	FF0000 - FFFFFF
One min ns	128	257	FE0000 - FEFFFF
Thirty-One Programming Regions	:	:	÷
Thir rogi Re	128	12	090000 - 09FFFF
Ē	128	11	080000 - 08FFFF
	128	10	070000 - 07FFFF
ing	:	:	:
One Programming Region	128	4	010000 - 01FFFF
	32	3	00C000 - 00FFFF
	:	:	:
	32	0	000000 - 003FFF

	Size (KB)	Blk	128-Mbit
	128	10	070000 - 07FFFF
ing	÷	÷	÷
One 'amm egion	128	4	010000 - 01FFFF
_ <u>9</u> 5	32	3	00C000 - 00FFFF
Pro	:	:	:
	32	0	000000 - 003FFF

Block size is referenced in K-Bytes where a byte=8 bits. Block Address range is referenced in K-Words where a Word is the size of the flash output bus (16 bits).

The Dual-Die memory map are the same for both parameter options. Note:

Table 10:	512-Mbit Top and Bottom Parameter Memory Map (Easy BGA, TSOP, and QUAD+
	SCSP) (Sheet 1 of 2)

5	12-Mbit Flash	(2x256-Mbit w/	1CE)
Die Stack Config	Size (KB)	Blk	Address Range
	32	517	1FFC000 - 1FFFFFF
	:	:	÷
256-Mbit	32	514	1FF0000 - 1FF3FFF
Top Parameter Die	128	513	1FE0000 - 1FEFFFF
	:	:	÷
	128	259	1000000 - 100FFFF
	128	258	FF0000 - FFFFFF
		:	÷

Table 10: 512-Mbit Top and Bottom Parameter Memory Map (Easy BGA, TSOP, and QUAD+ SCSP) (Sheet 2 of 2)

51	512-Mbit Flash (2x256-Mbit w/ 1CE)											
Die Stack Config	Size (KB)	Blk	Address Range									
256-Mbit	128	4	010000 - 01FFFF									
Bottom Parameter Die	32	3	00C000 - 00FFFF									
	:	÷	÷									
	32	0	000000 - 003FFF									

Note: Refer to the appropriate 256-Mbit Memory Map (Table 8 or Table 9) for Programming Region information. Block size is referenced in K-Bytes where a byte=8 bits. Block Address range is referenced in K-Words where a Word is the size of the flash output bus (16 bits).

Maximum Ratings and Operating Conditions 5.0

5.1 **Absolute Maximum Ratings**

Stressing the device beyond the Absolute Maximum Ratings may cause permanent Warning: damage. These are stress ratings only.

Table 11: Absolute Maximum Ratings

Parameter	Maximum Rating	Notes
Temperature under bias	-40 °C to +85 °C	-
Storage temperature	-65 °C to +125 °C	-
Voltage on any signal (except V_{CC} , VPP and VCCQ)	-0.5 V to +4.1 V	1
VPP voltage	-0.2 V to +10 V	1,2,3
VCC voltage	-0.2 V to +4.1 V	1
VCCQ voltage	-0.2 V to +4.1 V	1
Output short circuit current	100 mA	4

Notes:

Voltages shown are specified with respect to V_{SS}. Minimum DC voltage is –0.5 V on input/output signals and –0.2 V on V_{CC}, V_{CCQ}, and V_{PP}. During transitions, this level may undershoot to –2.0 V for periods less than 20 ns. Maximum DC 1 voltage on V_{CC} is V_{CC} + 0.5 V, which, during transitions, may overshoot to V_{CC} + 2.0 V for periods less than 20 ns. Maximum DC voltage on input/output signals and V_{CCO} is V_{CCO} + 0.5 V, which, during transitions, may overshoot to V_{CCO} + 2.0 V for periods less than 20 ns.

2. Maximum DC voltage on V_{PP} may overshoot to +11.5 V for periods less than 20 ns.

3. Program/erase voltage is typically 2.3 V - 3.6 V. 9.0 V can be applied for 80 hours maximum total, to any blocks for

1000 cycles maximum. 9.0 V program/erase voltage may reduce block cycling capability.

4. Output shorted for no more than one second. No more than one output shorted at a time.

5.2 **Operating Conditions**

Note: Operation beyond the Operating Conditions is not recommended and extended exposure beyond the Operating Conditions may affect device reliability.

Symbol	Parame	ter	Min	Max	Units	Notes
Т _С	Operating Temperature		-40	+85	°C	1
V _{CC}	V _{CC} Supply Voltage		2.3	3.6		-
V	I/O Supply Voltage	CMOS inputs	2.3	3.6		3
V _{CCQ}	1/O Supply Voltage	TTL inputs	2.4	3.6	V	5
V _{PPL}	V _{PP} Voltage Supply (Logic Level)	·	1.5	3.6		
V _{PPH}	Factory Word Programming V _{PP}		8.5	9.5		
t _{PPH}	Maximum V _{PP} Hours	$V_{PP} = V_{PPH}$	-	80	Hours	2
Block	Main and Parameter Blocks	$V_{PP} = V_{PPL}$	100,000	-		2
Erase	Main Blocks	$V_{PP} = V_{PPH}$	-	1000	Cycles	
Cycles	Parameter Blocks	$V_{PP} = V_{PPH}$	-	2500		

Table 12: Operating Conditions

Notes:

T_C = Case Temperature. 1.

2. 3.

T_C = Case reimperature. In typical operation VPP program voltage is V_{PPL}. 40Mhz burst operation on the TSOP package has a max V_{ccq} value of 3.5V. Please refer to the latest Specification Update regarding synchronous burst operation with the TSOP package.

6.0 Electrical Specifications

6.1 DC Current Characteristics

Sym		Parameter		Inp (V _C 2.3 V	IOS outs co = ' - 3.6 /)	(V _C 2.4 V	nputs _{co} = / - 3.6 /)	Unit	Test Conditions		Notes	
				Тур	Мах	Тур	Мах					
I _{LI}	Input Load	d Current		-	±1	-	±2	μA	$\label{eq:V_CC} \begin{array}{l} V_{CC} = V_{CC} Max \\ V_{CCQ} = V_{CCQ} Max \\ V_{IN} = V_{CCQ} \mbox{ or } \end{array}$	1ax	1	
I _{LO}	Output Leakage Current	DQ[15:0], _V	VAIT	-	±1	-	±10	μA	$V_{CC} = V_{CC}Max$ $V_{CCQ} = V_{CCQ}Max$ $V_{IN} = V_{CCQ} or$	a lax V _{SS}	1	
			64-Mbit	35	135	35	200			,		
Ŧ		h	128-Mbit	45	155	45	220		$V_{CC} = V_{CC}Max$ $V_{CCQ} = V_{CCQ}Max$	lax		
I _{CCS} , I _{CCD}	V _{CC} Stand Power Dov		256-Mbit	70	195	70	350	μA	$V_{CCQ} = V_{CCQ}M$ $CE\# = V_{CCQ}$ $RST\# = V_{CCQ}$	(for I _{CCS})	1,2	
CCD			512-Mbit	140	390	140	700		$RSI = V_{CC}$	RST# = V_{SS} (for I_{CCD}) WP# = V_{IH}	V_{ss} (TOT I_{CCD})	
					-				•••• • • • • • • • • • • • • • • • • •			
		Asynchrono Word f = 5	us Single- MHz (1 CLK)	14	16	14	16	mA	1-Word Read			
		Page-Mode f = 13 MHz		10	11	10	12	mA	4-Word Read	V _{CC} = V _{CC} Max CE# = V _{IL}		
				13	17	n/a	n/a	mA	4-Word			
	Average	Synchronous	s Burst	15	19	n/a	n/a	mA	8-Word			
I_{CCR}	V _{CC} Read	f = 40MHz		17	21	n/a	n/a	mA	16-Word	$OE\# = V_{IH}$	1	
	Current			21	26	n/a	n/a	mA	Continuous	Inputs: V _{IL} or V _{IH}		
				16	19	n/a	n/a	mA	4-Word			
		Synchronou	s Burst	19	23	n/a	n/a	mA	8-Word			
		f = 52MHz		22	26	n/a	n/a	mA	16-Word			
				23	28	n/a	n/a	mA	Continuous			
I _{CCW} ,	V _{CC} Progra	am Current,		36	51	36	51	mA	$V_{PP} = V_{PPL}, P_{Q}$	m/Ers in progress	1,3,5	
I _{CCE}	V _{CC} Erase	Current		26	33	26	33		$V_{PP} = V_{PPH}, P_{PPH}$	gm/Ers in progress	1,3,5	
			64-Mbit	35	135	35	200					
_		am Suspend	128-Mbit	45	155	45	220					
I _{CCWS} , I _{CCES}	I _{CCWS,} Current, 256-Mbit 70 195	70	350	μA	CE# = V _{CCQ} ; progress	suspend in	1,3,4					
+CCES	Suspend (512-Mbit	140	390	140	700	1				
			-		-	•	•	1				
I _{PPS,} I _{PPWS,} IPPES	V _{PP} Progra	by Current, am Suspend (Suspend Cur		0.2	5	0.2	5	μΑ	V _{PP} = V _{PPL} , su	spend in progress	1,3	
I _{PPR}	V_{PP} Read			2	15	2	15	μA	$V_{PP} = V_{PPL}$		1,3	

Table 13: DC Current Characteristics (Sheet 1 of 2)

Sym	Parameter	Inp (V _{CO} 2.3 V	CMOS Inputs (V _{CCQ} = 2.3 V - 3.6 V)		TTL Inputs (V _{CCQ} = 2.4 V - 3.6 V)		Test Conditions	Notes
		Тур	Max	Тур	Max			
т	V _{PP} Program Current	0.05	0.10	0.05	0.10	mA	$V_{PP} = V_{PPL}$, program in progress	_
I _{PPW}		8	22	8	22		$V_{PP} = V_{PPH}$, program in progress	_
T	V _{PP} Erase Current	0.05	0.10	0.05	0.10	mA	$V_{PP} = V_{PPL}$, erase in progress	_
I _{PPE}		8	22	8	22		$V_{PP} = V_{PPH_{,}}$ erase in progress	_

Table 13: DC Current Characteristics (Sheet 2 of 2)

Notes:

All currents are RMS unless noted. Typical values at typical V_{CC}, T_C = +25 °C. I_{CCS} is the average current measured over any 5 ms time interval 5 µs after CE# is deasserted. Sampled, not 100% tested. I_{CCES} is specified with the device deselected. If device is read while in erase suspend, current is I_{CCES} plus I_{CCR}. I_{CCW}, I_{CCE} measured over typical or max times specified in Section 7.5, "Program and Erase Characteristics" on page 39. 1. 2. 3. 4. 5.

DC Voltage Characteristics 6.2

Sym	Parameter	CMOS Inputs (V _{CCQ} = 2.3 V – 3.6 V)		TTL Inj (V _{CCQ} = 2.4	outs ⁽¹⁾ 4 V - 3.6 V)	Unit	Test Condition	Notes	
		Min	Max	Min	Max				
V_{IL}	Input Low Voltage	0	0.4	0	0.6	V		2	
V _{IH}	Input High Voltage	V _{CCQ} - 0.4 V	V _{CCQ}	2.0	V _{CCQ}	V		2	
V _{OL}	Output Low Voltage	-	0.1	-	0.1	v	$\begin{array}{l} V_{CC} = V_{CC} Min \\ V_{CCQ} = V_{CCQ} Min \\ I_{OL} = 100 \ \mu A \end{array}$	-	
V _{OH}	Output High Voltage	V _{CCQ} - 0.1	-	V _{CCQ} - 0.1	-	v	$\begin{array}{l} V_{CC} = V_{CC} Min \\ V_{CCQ} = V_{CCQ} Min \\ I_{OH} = -100 \ \mu A \end{array}$	-	
V _{PPLK}	V _{PP} Lock-Out Voltage	-	0.4	-	0.4	V		3	
V _{LKO}	V _{CC} Lock Voltage	1.5	-	1.5	-	V		-	
V _{LKOQ}	V _{CCQ} Lock Voltage	0.9	-	0.9	-	V		-	

Table 14: DC Voltage Characteristics

Notes:


1.

Synchronous read mode is not supported with TTL inputs. V_{IL} can undershoot to -0.4 V and V_{IH} can overshoot to V_{CCQ} + 0.4 V for durations of 20 ns or less. V_{PP} \leq V_{PPLK} inhibits erase and program operations. Do not use V_{PPL} and V_{PPH outside their valid ranges.} 2. 3.

AC Characteristics 7.0


7.1 **AC Test Conditions**

Figure 12: AC Input/Output Reference Waveform



AC test inputs are driven at V_{CCQ} for Logic "1" and 0 V for Logic "0." Input/output timing begins/ends at V_{CCQ}/2. Input rise and fall times (10% to 90%) < 5 ns. Worst-case speed occurs at V_{CC} = V_{CC}Min. Note:

Figure 13: Transient Equivalent Testing Load Circuit



Notes:

1. See the following table for component values.


2. 3. Test configuration component value for worst case speed conditions.

 C_L includes jig capacitance

Table 15: Test Configuration Component Value for Worst Case Speed Conditions

Test Configuration	C _L (pF)
V _{CCQ} Min Standard Test	30

Figure 14: Clock Input AC Waveform



Capacitance 7.2

Table 16: Capacitance

Symbol	Parameter	Signals	Min	Тур	Max	Unit	Condition	Note
C _{IN}	Input Capacitance	Address, Data, CE#, WE#, OE#, RST#, CLK, ADV#, WP#	2	6	7	pF	Typ temp = 25 °C, Max temp = 85 °C, V _{CC} = (0 V - 3.6 V), V _{CCQ} = (0 V - 3.6 V),	1,2,3
C _{OUT}	Output Capacitance	Data, WAIT	2	4	5	pF	Discrete silicon die	

Notes:

Capacitance values are for a single die; for dual die, the capacitance values are doubled. Sampled, not 100% tested. Silicon die capacitance only, add 1 pF for discrete packages.

1. 2. 3.

7.3 **AC Read Specifications**

Num	Symbol	Parameter	Min	Max	Unit	Notes	
Asynchro	onous Specifi	cations					
				85	-	ns	-
R1	t _{AVAV}	Read cycle time	256/512M TSOP	95		ns	-
			·	-	85	ns	-
R2	t _{AVQV}	Address to output valid	256/512M TSOP		95	ns	-
			·	-	85	ns	-
R3	t _{ELQV}	CE# low to output valid	256/512M TSOP		95	ns	-
R4	t _{GLQV}	OE# low to output valid	·	-	25	ns	1,2
R5	t _{PHQV}	RST# high to output valid		-	150	ns	1
R6	t _{ELQX}	CE# low to output in low-Z		0	-	ns	1,3
R7	t _{GLQX}	OE# low to output in low-Z		0	-	ns	1,2,3
R8	t _{EHQZ}	CE# high to output in high-Z		-	24	ns	
R9	t _{GHQZ}	OE# high to output in high-Z		-	24	ns	1,3
R10	t _{OH}	Output hold from first occurring addres change	s, CE#, or OE#	0	-	ns	, -
R11	t _{EHEL}	CE# pulse width high		20	-	ns	1
R12	t _{ELTV}	CE# low to WAIT valid		-	17	ns	
R13	t _{EHTZ}	CE# high to WAIT high-Z		-	20	ns	1,3
R15	t _{GLTV}	OE# low to WAIT valid		-	17	ns	1
R16	t _{GLTX}	OE# low to WAIT in low-Z		0	-	ns	1 2
R17	t _{GHTZ}	OE# high to WAIT in high-Z		-	20	ns	1,3
Latching	Specification	IS		•	-	-	

Table 17: AC Read Specifications - 130nm (Sheet 1 of 3)

Num	Symbol	Parameter		Min	Max	Unit	Notes	
R101	t _{AVVH}	Address setup to ADV# high		10	-	ns		
R102	t _{ELVH}	CE# low to ADV# high		10	-	ns		
				-	85	ns		
R103	t _{VLQV}	ADV# low to output valid	256M/512N TSOP		95	ns	1	
R104	t _{VLVH}	ADV# pulse width low	÷	10	-	ns		
R105	t _{VHVL}	ADV# pulse width high		10	-	ns		
R106	t _{VHAX}	Address hold from ADV# high		9	-	ns	1,4	
R108	t _{APA}	Page address access		-	25	ns	1	
R111	t _{phvh}	RST# high to ADV# high		30	-	ns		
Clock Sp	ecifications							
R200	E.			-	52	MHz		
R200	f _{CLK}	CLK frequency	TSOP Package	-	40	Mhz		
R201	t _{CLK}	CLK CLK period		19.2	-	ns	1,3,5, and 6	
K2U1			TSOP Package	25	-	ns		
R202	t _{CH/CL}	CLK high/low time		5	-	ns	1	
R203	t _{FCLK/RCLK}	CLK fall/rise time		-	3	ns	1	

Table 17: AC Read Specifications - 130nm (Sheet 2 of 3)

Num	Symbol	Parameter	Min	Max	Unit	Notes		
Synchro	Synchronous Specifications ^(5,6)							
R301	t _{AVCH/L}	Address setup to CLK	9	-	ns			
R302	t _{VLCH/L}	ADV# low setup to CLK	9	-	ns	1		
R303	t _{ELCH/L}	CE# low setup to CLK	9	-	ns	1		
R304	t _{CHQV / tCLQV}	CLK to output valid	-	17	ns	1		
R305	t _{CHQX}	Output hold from CLK	3	-	ns	1,7		
R306	t _{CHAX}	Address hold from CLK	10	-	ns	1,4,7		
R307	t _{CHTV}	CLK to WAIT valid	-	17	ns	1,7		
R311	t _{CHVL}	CLK Valid to ADV# Setup	3	-	ns	1		
R312	t _{CHTX}	WAIT Hold from CLK	3	-	ns	1,7		

Table 17: AC Read Specifications - 130nm (Sheet 3 of 3)

Notes: 1.

See Figure 12, "AC Input/Output Reference Waveform" on page 29 for timing measurements and max allowable input slew rate.

OE# may be delayed by up to t_{ELQV} – t_{GLQV} after CE#'s falling edge without impact to t_{ELQV} .

2. 3. 4. 5. 6. 7. Sampled, not 100% tested.

Address hold in synchronous burst read mode is t_{CHAX} or t_{VHAX} , whichever timing specification is satisfied first. Please see the latest P33 Spec Update for synchronous busrt operation on TSOP packages.

Synchronous burst read mode is not supported with TTL level inputs.

Applies only to subsequent synchronous reads.

Table 18: AC Read Specification differences for 65nm

Num	Symbol	Parameter		Min	Max	Unit	Notes		
Asynchro	Asynchronous Specifications								
D1	t _{AVAV}	Read cycle time		95	-	- ns	2		
R1			TSOP	105		ns	2		
R2	t _{AVQV}	Address to output valid	•	-	95	ns	2		
κz			TSOP		105	ns	2		
R3	t _{ELQV}	CE# low to output valid		-	95	ns	2		
K5			TSOP		105	05 ns	2		
R103		t _{VLQV}		-	95	ns	1,2		
	ADV# low to output valid		TSOP		105	ns	2		

Notes:

See Figure 12, "AC Input/Output Reference Waveform" on page 29 for timing measurements and max allowable input slew rate. 1.

This is the recommended specification for all new designs supporting both 130nm and 65nm lithos, or for new designs that will use the 65nm lithography. All other timings not listed here remain the same as referenced by Table 17, "AC Read Specifications - 130nm". 2.




Figure 15: Asynchronous Single-Word Read (ADV# Low)

Note: WAIT shown deasserted during asynchronous read mode (RCR 10=0, WAIT asserted low).




Figure 16: Asynchronous Single-Word Read (ADV# Latch)

Note: WAIT shown deasserted during asynchronous read mode (RCR 10=0, WAIT asserted low).




Figure 17: Asynchronous Page-Mode Read Timing

Note: WAIT shown deasserted during asynchronous read mode (RCR 10=0, WAIT asserted low).




Figure 18: Synchronous Single-Word Array or Non-array Read Timing

1. WAIT is driven per OE# assertion during synchronous array or non-array read, and can be configured to assert either during or one data cycle before valid data.

2. This diagram illustrates the case in which an n-word burst is initiated to the flash memory array and it is terminated by CE# deassertion after the first word in the burst.




Figure 19: Continuous Burst Read, showing an Output Delay Timing

Notes:

1. WAIT is driven per OE# assertion during synchronous array or non-array read, and can be configured to assert either during or one data cycle before valid data.

 At the end of Word Line; the delay incurred when a burst access crosses a 16-word boundary and the starting address is not 4-word boundary aligned. See Section 11.1.0.12, "End of Word Line (EOWL) Considerations" on page 55 for more information




Figure 20: Synchronous Burst-Mode Four-Word Read Timing

Note: WAIT is driven per OE# assertion during synchronous array or non-array read. WAIT asserted during initial latency and deasserted during valid data (RCR 10=0, WAIT asserted low).

AC Write Specifications 7.4

Num	Symbol	Parameter	Min	Max	Unit	Notes	
W1	t _{PHWL}	RST# high recovery to WE# low	150	-	ns	1,2,3	
W2	t _{ELWL}	CE# setup to WE# low	0	-	ns	1,2,3	
W3	t _{WLWH}	WE# write pulse width low	50	-	ns	1,2,4	
W4	t _{DVWH}	Data setup to WE# high	50	-	ns		
W5	t _{AVWH}	Address setup to WE# high	50	-	ns		
W6	t _{WHEH}	CE# hold from WE# high	0	-	ns	1,2	
W7	t _{WHDX}	Data hold from WE# high	0	-	ns	-	
W8	t _{WHAX}	Address hold from WE# high	0	-	ns		
W9	t _{WHWL}	WE# pulse width high	20	-	ns	1,2,5	
W10	t _{VPWH}	V _{PP} setup to WE# high	200	-	ns	4 9 9 7	
W11	t _{QVVL}	V _{PP} hold from Status read	0	-	ns	1,2,3,7	
W12	t _{QVBL}	WP# hold from Status read	0	-	ns	1227	
W13	t _{BHWH}	WP# setup to WE# high	200	-	ns	1,2,3,7	
W14	t _{WHGL}	WE# high to OE# low	0	-	ns	1,2,9	
W16	t _{WHQV}	WE# high to read valid	t _{AVQV} + 35	-	ns	1,2,3,6,10	
Write to	Asynchronou	s Read Specifications					
W18	t _{WHAV}	WE# high to Address valid	0	-	ns	1,2,3,6,8	
Write to	Synchronous	Read Specifications					
W19	t _{WHCH/L}	WE# high to Clock valid	19	-	ns	1.2.2.6.10	
W20	t _{WHVH}	WE# high to ADV# high	19	-	ns	1,2,3,6,10	
Write S	pecifications v	vith Clock Active	•				
W21	t _{VHWL}	ADV# high to WE# low	-	20	ns	1 2 2 1 1	
W22	t _{CHWL}	Clock high to WE# low	-	20	ns	1,2,3,11	
	1	4				-	

Table 19: AC Write Specifications

Notes:

Write timing characteristics during erase suspend are the same as write-only operations. 1.

A write operation can be terminated with either CE# or WE#.

2. 3. Sampled, not 100% tested.

4.

5.

6. 7.

Sampled, not 100% tested. Write pulse width low (t_{WLWH} or t_{ELEH}) is defined from CE# or WE# low (whichever occurs last) to CE# or WE# high (whichever occurs first). Hence, $t_{WLWH} = t_{ELEH} = t_{WLEH} = t_{ELWH}$. Write pulse width high (t_{WHWL} or t_{EHEL}) is defined from CE# or WE# high (whichever occurs first) to CE# or WE# low (whichever occurs last). Hence, $t_{WHWL} = t_{EHEL} = t_{WHEL} = t_{EHWL}$). t_{WHVH} or $t_{WHCH/L}$ must be met when transitioning from a write cycle to a synchronous burst read. V_{PP} and WP# should be at a valid level until erase or program success is determined. This specification is only applicable when transitioning from a write cycle to an asynchronous read. See spec W19 and W20 for synchronous read. 8.

When doing a Read Status operation following any command that alters the Status Register, W14 is 20 ns. 9.

Add 10 ns if the write operations results in a RCR or block lock status change, for the subsequent read operation to 10. reflect this change.

11. These specs are required only when the device is in a synchronous mode and clock is active during address setup phase.






Figure 21: Write-to-Write Timing











Figure 23: Write-to-Asynchronous Read Timing





Note: WAIT shown deasserted and High-Z per OE# deassertion during write operation (RCR 10=0, WAIT asserted low). Clock is ignored during write operation.




Figure 25: Write-to-Synchronous Read Timing

Note: WAIT shown deasserted and High-Z per OE# deassertion during write operation (RCR 10=0, WAIT asserted low).

7.5 Program and Erase Characteristics

Num	Symbol		Davamatar		V _{PPL}			$\mathbf{V}_{\mathbf{PPH}}$		Unit	Note
Num	Symbol	Parameter		Min	Тур	Max	Min Typ		Мах	Unit	s
			Conventional V	/ord Prog	ramming]					
			Single word - 130nm	-	90	200	-	85	190		
W200	t _{PROG/W}	Program Time	Single word - 65nm	-	125	150	-	125	150	μs	1
			Single cell	-	30	60	-	30	60		
			Buffered	Programm	ning						•
W200	t _{PROG/W}	Program	Single word	-	90	200	-	85	190		1
W251	t _{BUFF}	Time	32-word buffer	-	440	880	-	340	680	μs	1
			Buffered Enhanced	Factory I	Program	ming				•	•
W451	t _{BEFP/W}	Drogram	Single word	n/a	n/a	n/a	-	10	-		1,2
W452	t _{BEFP/Setup}	Program	BEFP Setup	n/a	n/a	n/a	5	-	-	μs	1
	•	•	Erase a	nd Susper	nd	•	•	•	•	•	

Table 20: Program and Erase Specification	Table 20:	Program	and Erase	Specification
---	-----------	---------	-----------	---------------

Num	Symbol		Parameter	V _{PPL}			V _{PPH}			Unit	Note
itum Symbol					Тур	Max	Min	Тур	Max	ome	S
W500	t _{ERS/PB}	Erase Time	32-KByte Parameter	-	0.4	2.5	-	0.4	2.5		
W501	t _{ERS/MB}	crase fille	128-KByte Main	-	0.85	4.0	-	0.85	4.0	S	1
W600	t _{SUSP/P}		Program suspend	-	20	25	-	20	25		1
W601	t _{SUSP/E}	Suspend Latency	Erase suspend	-	20	25	-	20	25	μs	
W602	t _{ERS/SUSP}		Erase to Suspend	-	500	-	-	500	-		1,3

Table 20: Program and Erase Specifications

Notes:

Typical values measured at $T_c = +25$ °C and nominal voltages. Performance numbers are valid for all speed versions. Excludes system overhead. Sampled, but not 100% tested. 1.

2. 3.

Averaged over entire device. W602 is the typical time between an initial block erase or erase resume command and the a subsequent erase suspend command. Violating the specification repeatedly during any particular block erase may cause erase failures.

8.0 **Power and Reset Specifications**

8.1 **Power-Up and Power-Down**

Power supply sequencing is not required if VPP is connected to VCC or VCCQ. Otherwise V_{CC} and V_{CCO} should attain their minimum operating voltage before applying V_{PP}

Power supply transitions should only occur when RST# is low. This protects the device from accidental programming or erasure during power transitions.

8.2 **Reset Specifications**

Asserting RST# during a system reset is important with automated program/erase devices because systems typically expect to read from flash memory when coming out of reset. If a CPU reset occurs without a flash memory reset, proper CPU initialization may not occur. This is because the flash memory may be providing status information, instead of array data as expected. Connect RST# to the same active low reset signal used for CPU initialization.

Also, because the device is disabled when RST# is asserted, it ignores its control inputs during power-up/down. Invalid bus conditions are masked, providing a level of memory protection.

Table 21: Power and Reset

Num	Symbol	Parameter	Unit	Notes		
P1	t _{PLPH}	RST# pulse width low	100	-	ns	1,2,3,4
P2	+	RST# low to device reset during erase	-	25		1,3,4,7
ΓZ	^C PLRH	RST# low to device reset during program	-	25		1,3,4,7
P3	t	V _{CC} Power valid to RST# de-assertion (high) 130nm	90	-	μs	1,4,5,6
15	tvccph	V _{CC} Power valid to RST# de-assertion (high) 65nm	300	-		1,4,5,0

Notes:

1. 2. These specifications are valid for all device versions (packages and speeds).

The device may reset if t_{PLPH} is < t_{PLPH} MIN, but this is not guaranteed. Not applicable if RST# is tied to Vcc.


3. 4.

Sampled, but not 100% tested.

When RST# is tied to the V_{CC} supply, device will not be ready until t_{VCCPH} after V_{CC} \ge V_{CCMIN}. 5.

When RST# is tied to the V_{CCQ} supply, device will not be ready until t_{VCCPH} after V_{CC} > V_{CCMIN}. Reset completes within t_{PLPH} if RST# is asserted while no erase or program operation is executing. 6. 7.

Figure 26: Reset Operation Waveforms



8.3 Power Supply Decoupling

Flash memory devices require careful power supply de-coupling. Three basic power supply current considerations are: 1) standby current levels; 2) active current levels; and 3) transient peaks produced when CE# and OE# are asserted and deasserted.

When the device is accessed, many internal conditions change. Circuits within the device enable charge-pumps, and internal logic states change at high speed. All of these internal activities produce transient signals. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and correct de-coupling capacitor selection suppress transient voltage peaks.

Because Numonyx MLC flash memory devices draw their power from VCC, VPP, and VCCQ, each power connection should have a 0.1 μ F ceramic capacitor to ground. High-frequency, inherently low-inductance capacitors should be placed as close as possible to package leads.

Additionally, for every eight devices used in the system, a 4.7 μ F electrolytic capacitor should be placed between power and ground close to the devices. The bulk capacitor is meant to overcome voltage droop caused by PCB trace inductance.

9.0 **Bus Operations**

CE# low and RST# high enable device read operations. The device internally decodes upper address inputs to determine the accessed block. ADV# low opens the internal address latches. OE# low activates the outputs and gates selected data onto the I/O bus.

In asynchronous mode, the address is latched when ADV# goes high or continuously flows through if ADV# is held low. In synchronous mode, the address is latched by the first of either the rising ADV# edge or the next valid CLK edge with ADV# low (WE# and RST# must be V_{IH} ; CE# must be V_{II}).

Bus cycles to/from the Numonyx[™] StrataFlash[®] Embedded Memory (P33) device conform to standard microprocessor bus operations. Table 22 summarizes the bus operations and the logic levels that must be applied to the device control signal inputs.

Bus Operation		RST#	CLK	ADV#	CE#	OE#	WE#	WAIT	DQ[15:0]	Notes
Read	Asynchronous	$V_{\rm IH}$	Х	L	L	L	Н	Deasserted	Output	
Redu	Synchronous	$V_{\rm IH}$	Running	L	L	L	Н	Driven	Output	
Write		$V_{\rm IH}$	Х	L	L	Н	L	High-Z	Input	1
Output	t Disable	V_{IH}	Х	Х	L	Н	н	High-Z	High-Z	2
Standt	ру	$V_{\rm IH}$	Х	Х	Н	Х	Х	High-Z	High-Z	2
Reset		V _{IL}	Х	Х	Х	Х	Х	High-Z	High-Z	2,3

Table 22: Bus Operations Summary

Notes:

Refer to the Table 23, "Command Bus Cycles" on page 45 for valid DQ[15:0] during a write 1.

operation.

X = Don't Care (H or L). RST# must be at $V_{SS} \pm 0.2$ V to meet the maximum specified power-down current. 2. 3.

9.1 Read

To perform a read operation, RST# and WE# must be deasserted while CE# and OE# are asserted. CE# is the device-select control. When asserted, it enables the flash memory device. OE# is the data-output control. When asserted, the addressed flash memory data is driven onto the I/O bus.

9.2 Write

To perform a write operation, both CE# and WE# are asserted while RST# and OE# are deasserted. During a write operation, address and data are latched on the rising edge of WE# or CE#, whichever occurs first. Table 23, "Command Bus Cycles" on page 45 shows the bus cycle sequence for each of the supported device commands, while Table 24, "Command Codes and Definitions" on page 46 describes each command. See Section 7.0, "AC Characteristics" on page 29 for signal-timing details.

Write operations with invalid V_{CC} and/or V_{PP} voltages can produce spurious results and Note: should not be attempted.

9.3 **Output Disable**

When OE# is deasserted, device outputs DQ[15:0] are disabled and placed in a highimpedance (High-Z) state, WAIT is also placed in High-Z.

9.4 Standby

When CE# is deasserted the device is deselected and placed in standby, substantially reducing power consumption. In standby, the data outputs are placed in High-Z, independent of the level placed on OE#. Standby current, I_{CCS} , is the average current measured over any 5 ms time interval, 5 μ s after CE# is deasserted. During standby, average current is measured over the same time interval 5 μ s after CE# is deasserted.

When the device is deselected (while CE# is deasserted) during a program or erase operation, it continues to consume active power until the program or erase operation is completed.

9.5 Reset

As with any automated device, it is important to assert RST# when the system is reset. When the system comes out of reset, the system processor attempts to read from the flash memory if it is the system boot device. If a CPU reset occurs with no flash memory reset, improper CPU initialization may occur because the flash memory may be providing status information rather than array data. Flash memory devices from Numonyx allow proper CPU initialization following a system reset through the use of the RST# input. RST# should be controlled by the same low-true reset signal that resets the system CPU.

After initial power-up or reset, the device defaults to asynchronous Read Array mode, and the Status Register is set to 0x80. Asserting RST# de-energizes all internal circuits, and places the output drivers in High-Z. When RST# is asserted, the device shuts down the operation in progress, a process which takes a minimum amount of time to complete. When RST# has been deasserted, the device is reset to asynchronous Read Array state.

Note: If RST# is asserted during a program or erase operation, the operation is terminated and the memory contents at the aborted location (for a program) or block (for an erase) are no longer valid, because the data may have been only partially written or erased.

When returning from a reset (RST# deasserted), a minimum wait is required before the initial read access outputs valid data. Also, a minimum delay is required after a reset before a write cycle can be initiated. After this wake-up interval passes, normal operation is restored. See Section 7.0, "AC Characteristics" on page 29 for details about signal-timing.

9.6 Device Command Bus Cycles

Device operations are initiated by writing specific device commands to the CUI. See Table 23, "Command Bus Cycles" on page 45. Several commands are used to modify array data including Word Program and Block Erase commands. Writing either command to the CUI initiates a sequence of internally-timed functions that culminate in the completion of the requested task. However, the operation can be aborted by either asserting RST# or by issuing an appropriate suspend command.

Mada	6	Bus	Fi	rst Bus Cy	cle	S	econd Bus C	ycle
Mode	Command	Cycles	Oper	Addr ⁽¹⁾	Data ⁽²⁾	Oper	Addr ⁽¹⁾	Data ⁽²⁾
	Read Array	1	Write	DnA	0xFF	-	-	-
	Read Device Identifier	≥ 2	Write	DnA	0x90	Read	DBA + IA	ID
Read	CFI Query	≥ 2	Write	DnA	0x98	Read	DBA + QA	QD
	Read Status Register	2	Write	DnA	0x70	Read	DnA	SRD
	Clear Status Register	1	Write	DnA	0x50	-	-	-
	Word Program	2	Write	WA	0x40/ 0x10	Write	WA	WD
Program	Buffered Program ⁽³⁾	> 2	Write	WA	0xE8	Write	WA	N - 1
	Buffered Enhanced Factory Program (BEFP) ⁽⁴⁾	> 2	Write	WA	0x80	Write	WA	0xD0
Erase	Block Erase	2	Write	BA	0x20	Write	BA	0xD0
Suspend	Program/Erase Suspend	1	Write	DnA	0xB0	-	-	-
Suspend	Program/Erase Resume	1	Write	DnA	0xD0	-	-	-
Block	Lock Block	2	Write	BA	0x60	Write	BA	0x01
Locking/	Unlock Block	2	Write	BA	0x60	Write	BA	0xD0
Unlocking	Lock-down Block	2	Write	BA	0x60	Write	BA	0x2F
Protection	Program Protection Register	2	Write	PRA	0xC0	Write	PRA	PD
FIOLECTION	Program Lock Register	2	Write	LRA	0xC0	Write	LRA	LRD
Configuration	Program Read Configuration Register	2	Write	RCD	0x60	Write	RCD	0x03

Table 23: Command Bus Cycles

Notes:

2.

First command cycle address should be the same as the operation's target address. DBA = Device Base Address (NOTE: needed for dual-die 512Mbit device) 1.

DA = Device base Address (NOTE: needed for duard DnA = Address within the device. IA = Identification code address offset. QA = CFI Query address offset. WA = Word address of memory location to be written.

BA = Address within the block.

PRA = Protection Register address.

- LRA = Lock Register address. RCD = Read Configuration Register data on QUAD+ A[15:0] or EASY BGA / TSOP A[16:1].
- ID = Identifier data.

QD = Query data on DQ[15:0].

SRD = Status Register data. WD = Word data.

N = Word count of data to be loaded into the write buffer.

- PD = Protection Register data.
- LRD = Lock Register data.

The second cycle of the Buffered Program Command is the word count of the data to be loaded into the write buffer. This 3. is followed by up to 32 words of data. Then the confirm command (0xD0) is issued, triggering the array programming operation.

4. The confirm command (0xD0) is followed by the buffer data.

10.0 Command Definitions

Table 24 shows valid device command codes and descriptions.

Table 24: Command Codes and Definitions (Sheet 1 of 2)

Mode	Code	Device Mode	Description				
	0xFF	Read Array	Places the device in Read Array mode. Array data is output on DQ[15:0].				
	0x70	Read Status Register	Places the device in Read Status Register mode. The device enters this mode after a program or erase command is issued. SR data is output on DQ[7:0].				
Read	0x90	Read Device ID or Configuration Register	Places device in Read Device Identifier mode. Subsequent reads output manufacturer/device codes, Configuration Register data, Block Lock status, or Protection Register data on DQ[15:0].				
	0x98	Read Query	Places the device in Read Query mode. Subsequent reads output Common Flash Interface information on DQ[7:0].				
	0x50	Clear Status Register	The WSM can only set SR error bits. The Clear Status Register command is used to clear the SR error bits.				
Write	0x40	Word Program Setup	First cycle of a 2-cycle programming command; prepares the CUI for a write operation. On the next write cycle, the address and data are latched and the WSM executes the programming algorithm at the addressed location. During program operations, the device responds only to Read Status Register and Program Suspend commands. CE# or OE# must be toggled to update the Status Register in asynchronous read. CE# or ADV# must be toggled to update the SR Data for synchronous Non-array reads. The Read Array command must be issued to read array data after programming has finished.				
	0x10	Alternate Word Program Setup	Equivalent to the Word Program Setup command, 0x40.				
	0xE8	Buffered Program	This command loads a variable number of words up to the buffer size of 32 words onto the program buffer.				
Write	0xD0	Buffered Program Confirm	The confirm command is Issued after the data streaming for writing into the buffer is done. This instructs the WSM to perform the Buffered Program algorithm, writing the data from the buffer to the flash memory array.				
	0×80	BEFP Setup	First cycle of a 2-cycle command; initiates the BEFP mode. The CUI then waits for the BEFP Confirm command, 0xD0, that initiates the BEFP algorithm. All other commands are ignored when BEFP mode begins.				
	0xD0	BEFP Confirm	If the previous command was BEFP Setup (0x80), the CUI latches the address and data, and prepares the device for BEFP mode.				
	0x20	Block Erase Setup	First cycle of a 2-cycle command; prepares the CUI for a block-erase operation. The WSM performs the erase algorithm on the block addressed by the Erase Confirm command. If the next command <i>is not</i> the Erase Confirm (0xD0) command, the CUI sets Status Register bits SR [5,4], and places the device in Read Status Register mode.				
Erase	0xD0	Block Erase Confirm	If the first command was Block Erase Setup (0x20), the CUI latches the address and data, and the WSM erases the addressed block. During block- erase operations, the device responds only to Read Status Register and Erase Suspend commands. CE# or OE# must be toggled to update the Status Register in asynchronous read. CE# or ADV# must be toggled to update the SR Data for synchronous Non-array reads.				
Suspend	0xB0	Program or Erase Suspend	This command issued to any device address initiates a suspend of the currently-executing program or block erase operation. The Status Register indicates successful suspend operation by setting either SR 2 (program suspended) or SR 6 (erase suspended), along with SR 7 (ready). The WSM remains in the suspend mode regardless of control signal states (except for RST# asserted).				
	0xD0	Suspend Resume	This command issued to any device address resumes the suspended program or block-erase operation.				

Mode	Code	Device Mode	Description					
	0x60	Lock Block Setup	First cycle of a 2-cycle command; prepares the CUI for block lock configuration changes. If the next command is not Block Lock (0x01), Block Unlock (0xD0), or Block Lock-Down (0x2F), the CUI sets SR [5,4], indicating a command sequence error.					
Block Locking/ Unlocking	0x01	Lock Block	If the previous command was Block Lock Setup (0x60), the addressed block is locked.					
Uniocking	0xD0	Unlock Block	If the previous command was Block Lock Setup (0x60), the addressed blo is unlocked. If the addressed block is in a lock-down state, the operation h no effect.					
	0x2F	Lock-Down Block	If the previous command was Block Lock Setup (0x60), the addressed block is locked down.					
Protection	0xC0	Program Protection Register Setup	First cycle of a 2-cycle command; prepares the device for a Protection Register or Lock Register program operation. The second cycle latches the register address and data, and starts the programming algorithm.					
Configuration	0x60	Read Configuration Register Setup	First cycle of a 2-cycle command; prepares the CUI for device read configuration. If the Set Read Configuration Register command (0x03) is not the next command, the CUI sets Status Register bits SR[5,4], indicating a command sequence error.					
Configuration	0x03	Read Configuration Register	If the previous command was Read Configuration Register Setup (0x60), the CUI latches the address and writes A[15:0] (QUAD+) or A[16:1] (EASY BGA/ TSOP) to the Read Configuration Register. Following a Configure RCR command, subsequent read operations access array data.					

 Table 24:
 Command Codes and Definitions (Sheet 2 of 2)

11.0 Device Operations

This section provides an overview of device operations. The system Central Processing Unit provides control of all in-system read, write, and erase operations of the device via the system bus. The on-chip WSM manages all block-erase and word-program algorithms.

Device commands are written to the CUI to control all flash memory device operations. The CUI does not occupy an addressable memory location; it is the mechanism through which the flash device is controlled.

11.1 Status Register

To read the Status Register, issue the Read Status Register command at any address. Status Register information is available to which the Read Status Register, Word Program, or Block Erase command was issued. SRD is automatically made available following a Word Program, Block Erase, or Block Lock command sequence. Reads from the device after any of these command sequences outputs the device's status until another valid command is written (e.g. the Read Array command).

The Status Register is read using single asynchronous-mode or synchronous burst mode reads. SRD is output on DQ[7:0], while 0x00 is output on DQ[15:8]. In asynchronous mode the falling edge of OE#, or CE# (whichever occurs first) updates and latches the Status Register contents. However, when reading the Status Register in synchronous burst mode, CE# or ADV# must be toggled to update SRD.

The Device Write Status bit (SR[7]) provides overall status of the device. SR[6:1] present status and error information about the program, erase, suspend, V_{PP} , and block-locked operations.

Status Registe	er (SR)					Default	Value = 0x80				
Device Write Status	Erase Suspend Status	Erase Status	Program Status	V _{PP} Status	Program Suspend Status	Block-Locked Status	BEFP Write Status				
DWS	ESS	ES	PS	VPPS	PSS	BLS	BWS				
7	6	5	4	3	2	1	0				
Bit	Na	me	Description								
7	Device Write	Status (DWS)	0 = Device is busy; program or erase cycle in progress; SR[0] valid. 1 = Device is ready; SR[6:1] are valid.								
6	Erase Suspend	d Status (ESS)	0 = Erase suspend not in effect. 1 = Erase suspend in effect.								
5	Erase Sta	atus (ES)	0 = Erase successful. 1 = Erase fail or program sequence error when set with SR[4,7].								
4	Program S	itatus (PS)	0 = Program successful. 1 = Program fail or program sequence error when set with SR[5,7]								
3	V _{PP} Statu	is (VPPS)	$0 = V_{PP}$ within acceptable limits during program or erase operation. $1 = V_{PP} < V_{PPLK}$ during program or erase operation.								

Table 25: Status Register Description (Sheet 1 of 2)

Status Regist	er (SR)	Default Value = 0x80
2	Program Suspend Status (PSS)	0 = Program suspend not in effect. 1 = Program suspend in effect.
1	Block-Locked Status (BLS)	0 = Block not locked during program or erase. 1 = Block locked during program or erase; operation aborted.
0	BEFP Write Status (BWS)	After Buffered Enhanced Factory Programming (BEFP) data is loaded into the buffer: 0 = BEFP complete. 1 = BEFP in-progress.

 Table 25:
 Status Register Description (Sheet 2 of 2)

Note: Always clear the Status Register prior to resuming erase operations. It avoids Status Register ambiguity when issuing commands during Erase Suspend. If a command sequence error occurs during an erase-suspend state, the Status Register contains the command sequence error status (SR[7,5,4] set). When the erase operation resumes and finishes, possible errors during the erase operation cannot be detected via the Status Register because it contains the previous error status.

11.1.0.1 Clear Status Register

The Clear Status Register command clears the status register. It functions independent of V_{PP} The WSM sets and clears SR[7,6,2], but it sets bits SR[5:3,1] without clearing them. The Status Register should be cleared before starting a command sequence to avoid any ambiguity. A device reset also clears the Status Register.Read Configuration Register

The RCR is used to select the read mode (synchronous or asynchronous), and it defines the synchronous burst characteristics of the device. To modify RCR settings, use the Configure Read Configuration Register command (see Section 9.6, "Device Command Bus Cycles" on page 44).

RCR contents can be examined using the Read Device Identifier command, and then reading from offset 0x05 (see Section 11.2.3, "Read Device Identifier" on page 56).

The RCR is shown in Table 26. The following sections describe each RCR bit.

Read Co	Read Configuration Register (RCR)														
Read Mode	RES	Lat	Latency Count			Builde BES RES				Burst Wrap	Burst Length				
RM	R	LC[2:0]			WP	DH	WD	BS	CE	R	R	BW		BL[2:0]	
15	14	13 12 11			10	9	8	7	6	5	4	3	2	1	0
Bit		Name			Description										
15	Read Mode (RM)			0 = Synchronous burst-mode read 1 = Asynchronous page-mode read (default)											
14	Reserv	ed (R)			Reserved bits should be cleared (0)										
13:11	Latency Count (LC[2:0])			010 =Coo 011 =Coo 100 =Coo 101 =Coo 110 =Coo 111 =Coo (Other bit	de 3 de 4 de 5 de 6 de 7 (de	,	served)								

Table 26: Read Configuration Register Description (Sheet 1 of 2)

10	Wait Polarity (WP)	0 =WAIT signal is active low 1 =WAIT signal is active high (default)
9	Data Hold (DH)	0 =Data held for a 1-clock data cycle 1 =Data held for a 2-clock data cycle (default)
8	Wait Delay (WD)	0 = WAIT deasserted with valid data 1 = WAIT deasserted one data cycle before valid data (default)
7	Burst Sequence (BS)	0 =Reserved 1 =Linear (default)
6	Clock Edge (CE)	0 = Falling edge 1 = Rising edge (default)
5:4	Reserved (R)	Reserved bits should be cleared (0)
3	Burst Wrap (BW)	0 = Wrap; Burst accesses wrap within burst length set by BL[2:0] 1 = No Wrap; Burst accesses do not wrap within burst length (default)
2:0	Burst Length (BL[2:0])	001 =4-word burst 010 =8-word burst 011 =16-word burst 111 =Continuous-word burst (default) (Other bit settings are reserved)

Table 26: Read Configuration Register Description (Sheet 2 of 2)

Note: Latency Code 2, Data Hold for a 2-clock data cycle (DH = 1) WAIT must be deasserted with valid data (WD = 0). Latency Code 2, Data Hold for a 2-cock data cycle (DH=1) WAIT deasserted one data cycle before valid data (WD = 1) combination is not supported.

Table 26, "Read Configuration Register Description" is shown using the QUAD+ package. For EASY BGA and TSOP packages, the table reference should be adjusted using address bits A[16:1].

11.1.0.2 Read Mode

The Read Mode (RM) bit selects synchronous burst-mode or asynchronous page-mode operation for the device. When the RM bit is set, asynchronous page mode is selected (default). When RM is cleared, synchronous burst mode is selected.

11.1.0.3 Latency Count

The Latency Count (LC) bits tell the device how many clock cycles must elapse from the rising edge of ADV# (or from the first valid clock edge after ADV# is asserted) until the first valid data word is driven onto DQ[15:0]. The input clock frequency is used to determine this value and Figure 27 shows the data output latency for the different settings of LC. The maximum Latency Count for P33 would be Code 4 based on the Max clock frequency specification of 52 Mhz, and there will be zero WAIT States when bursting within the word line. Please also refer to Section 11.1.0.12, "End of Word Line (EOWL) Considerations" on page 55 for more information on EOWL.

Refer to Table 27, "LC and Frequency Support" on page 51 for Latency Code Settings.

Address [A]	
Code 0 (Reserved)	: :
Cutput A Cut	Valid: Output: Valid: Output:
Code 1 (Reserved Valid:	Valid: Output Valid: Output
	Valid: Output Valid: Output
DQ ₁₅₀ [D/Q]	Valid: Output Valid: Output
DQ ₁₅₀ [D/Q]	Valid: Output Valid: Output
	Valid: Output Output
DQ ₁₅₀ [D/Q]	Valid: Output
DQ ₁₅₀ [D/Q]	Valid. Output

Figure 27: First-Access Latency Count

Table 27: LC and Frequency Support

Latency Count Settings	Frequency Support (MHz)
2	≤ 27
3	≤ 40
4	≤ 52

Note: Please refer to the latest specification update for synchronous burst read capability on the TSOP package.




Figure 28: Example Latency Count Setting Using Code 3

11.1.0.4 WAIT Polarity

The WAIT Polarity bit (WP), RCR 10 determines the asserted level (V_{OH} or V_{OL}) of WAIT. When WP is set, WAIT is asserted high (default). When WP is cleared, WAIT is asserted low. WAIT changes state on valid clock edges during active bus cycles (CE# asserted, OE# asserted, RST# deasserted).

11.1.0.5 WAIT Signal Function

The WAIT signal indicates data valid when the device is operating in synchronous mode (RCR 15=0). The WAIT signal is only "deasserted" when data is valid on the bus.

When the device is operating in synchronous non-array read mode, such as read status, read ID, or read query. The WAIT signal is also "deasserted" when data is valid on the bus.

WAIT behavior during synchronous non-array reads at the end of word line works correctly only on the first data access.

When the device is operating in asynchronous page mode, asynchronous single word read mode, and all write operations, WAIT is set to a deasserted state as determined by RCR 10. See Figure 16, "Asynchronous Single-Word Read (ADV# Latch)" on page 33, and Figure 17, "Asynchronous Page-Mode Read Timing" on page 34.

Condition	WAIT	Notes
CE# = `1', OE# = `X' or CE# = `0', OE# = `1'	High-Z	1
CE# ='0', OE# = `0'	Active	1
Synchronous Array Reads	Active	1
Synchronous Non-Array Reads	Active	1

Table 28: WAIT Functionality Table (Sheet 1 of 2)

Datasheet 52

Table 28: WAIT Functionality Table (Sheet 2 of 2)

Condition	WAIT	Notes
All Asynchronous Reads	Deasserted	1
All Writes	High-Z	1,2

Notes:

Active: WAIT is asserted until data becomes valid, then deasserts.

2. When $OE\# = V_{IH}$ during writes, WAIT = High-Z.

11.1.0.6 Data Hold

For burst read operations, the Data Hold (DH) bit determines whether the data output remains valid on DQ[15:0] for one or two clock cycles. This period of time is called the "**data cycle**". When DH is set, output data is held for two clocks (default). When DH is cleared, output data is held for one clock (see Figure 29). The processor's data setup time and the flash memory's clock-to-data output delay should be considered when determining whether to hold output data for one or two clocks. A method for determining the DH configuration is shown below:

To set the device at one clock data hold for subsequent reads, the following condition must be satisfied:

 $t_{CHQV (ns)} + t_{DATA} (ns) \le One CLK Period (ns)$


 t_{DATA} = Data set up to Clock (defined by CPU)

For example, with a clock frequency of 40 MHz, the clock period is 25 ns. Assuming $t_{CHOV} = 20$ ns and $t_{DATA} = 4$ ns. Applying these values to the formula above:

 $20 \text{ ns} + 4 \text{ ns} \le 25 \text{ ns}$

The equation is satisfied and data will be available at every clock period with data hold setting at one clock. If $t_{CHQV}(_{nS}) + t_{DATA}(_{nS}) > One CLK Period (_{nS})$, data hold setting of 2 clock periods must be used.





11.1.0.7 WAIT Delay

The WAIT Delay (WD) bit controls the WAIT assertion-delay behavior during synchronous burst reads. WAIT can be asserted either during or one data cycle before valid data is output on DQ[15:0]. When WD is set, WAIT is deasserted one data cycle before valid data (default). When WD is cleared, WAIT is deasserted *during* valid data.

11.1.0.8 Burst Sequence

The Burst Sequence (BS) bit selects linear-burst sequence (default). Only linear-burst sequence is supported. Table 29 shows the synchronous burst sequence for all burst lengths, as well as the effect of the Burst Wrap (BW) setting.

Table 29: Burst Sequence Word Ordering

Start	Burst	Burst Addressing Sequence (DEC)			
Addr. (DEC)	Wrap (RCR 3)	4-Word Burst (BL[2:0] = 0b001)	8-Word Burst (BL[2:0] = 0b010)	16-Word Burst (BL[2:0] = 0b011)	Continuous Burst (BL[2:0] = 0b111)
0	0	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-3-414-15	0-1-2-3-4-5-6
1	0	1-2-3-0	1-2-3-4-5-6-7-0	1-2-3-4-515-0	1-2-3-4-5-6-7
2	0	2-3-0-1	2-3-4-5-6-7-0-1	2-3-4-5-615-0-1	2-3-4-5-6-7-8
3	0	3-0-1-2	3-4-5-6-7-0-1-2	3-4-5-6-715-0-1-2	3-4-5-6-7-8-9
4	0		4-5-6-7-0-1-2-3	4-5-6-7-815-0-1-2-3	4-5-6-7-8-9-10
5	0		5-6-7-0-1-2-3-4	5-6-7-8-915-0-1-2-3-4	5-6-7-8-9-10-11
6	0		6-7-0-1-2-3-4-5	6-7-8-9-1015-0-1-2-3-4- 5	6-7-8-9-10-11-12
7	0		7-0-1-2-3-4-5-6	7-8-9-1015-0-1-2-3-4-5- 6	7-8-9-10-11-12-13
:	:	:	:	:	:
14	0			14-15-0-1-212-13	14-15-16-17-18-19-20
15	0			15-0-1-2-313-14	15-16-17-18-19-20-21
:	:	:	:	:	:
0	1	0-1-2-3	0-1-2-3-4-5-6-7	0-1-2-3-414-15	0-1-2-3-4-5-6
1	1	1-2-3-4	1-2-3-4-5-6-7-8	1-2-3-4-515-16	1-2-3-4-5-6-7
2	1	2-3-4-5	2-3-4-5-6-7-8-9	2-3-4-5-616-17	2-3-4-5-6-7-8
3	1	3-4-5-6	3-4-5-6-7-8-9-10	3-4-5-6-717-18	3-4-5-6-7-8-9
4	1		4-5-6-7-8-9-10-11	4-5-6-7-818-19	4-5-6-7-8-9-10
5	1		5-6-7-8-9-10-11-12	5-6-7-8-919-20	5-6-7-8-9-10-11
6	1		6-7-8-9-10-11-12-13	6-7-8-9-1020-21	6-7-8-9-10-11-12
7	1		7-8-9-10-11-12-13- 14	7-8-9-10-1121-22	7-8-9-10-11-12-13
:	:	:	:	:	:
14	1			14-15-16-17-1828-29	14-15-16-17-18-19-20
15	1			15-16-17-18-1929-30	15-16-17-18-19-20-21

11.1.0.9 Clock Edge

The Clock Edge (CE) bit selects either a rising (default) or falling clock edge for CLK. This clock edge is used at the start of a burst cycle, to output synchronous data, and to assert/deassert WAIT.

11.1.0.10 Burst Wrap

The Burst Wrap (BW) bit determines whether 4, 8, or 16-word burst length accesses wrap within the selected word-length boundaries or cross word-length boundaries. When BW is set, burst wrapping does not occur (default). When BW is cleared, burst wrapping occurs.

Datasheet 54

11.1.0.11 Burst Length

The Burst Length bits (BL[2:0]) selects the linear burst length for all synchronous burst reads of the flash memory array. The burst lengths are 4-word, 8-word, 16-word, and continuous word.

Continuous burst accesses are linear only, and do not wrap within any word length boundaries (see Table 29, "Burst Sequence Word Ordering" on page 54). When a burst cycle begins, the device outputs synchronous burst data until it reaches the end of the "burstable" address space.

11.1.0.12 End of Word Line (EOWL) Considerations

When performing synchronous burst reads with BW set (no wrap) and DH reset (1clock cycle), an output "delay" requiring additional clock Wait States may occur when the burst sequence crosses its first device-row (16-word) boundary. The delay would take place only once, and will not occur if the burst sequence does not cross a devicerow boundary. The WAIT signal informs the system of this delay when it occurs. If the burst sequence's start address is 4-word aligned (i.e. 0x00h, 0x04h, 0x08, 0x0Ch) then no delay occurs. If the start address is at the end of a 4-word boundary (i.e. 0x03h, 0x07h, 0x0Bh, 0x0Fh), the worst case delay (number of Wait States required) will be one clock cycle less than the first access Latency Count (LC-1) when crossing the first device-row boundary (i.e. 0x0Fh to 0x10h). Other address misalignments may require wait states depending upon the LC setting and the starting address alignment. For example, an LC setting of 3 with a starting address of 0xFD requires 0 wait states, but the same LC setting of 3 with a starting address of 0xFE would require 1 wait state when crossing the first device row boundary.

11.2 Read Operations

The device can be in any of four read states: Read Array, Read Identifier, Read Status or Read Query. Upon power-up, or after a reset, the device defaults to Read Array mode. To change the read state, the appropriate read command must be written to the device (see Section 9.6, "Device Command Bus Cycles" on page 44). The following sections describe read-mode operations in detail.

The device supports two read modes: asynchronous page mode and synchronous burst mode. Asynchronous page mode is the default read mode after device power-up or a reset. The RCR must be configured to enable synchronous burst reads of the flash memory array (see Section , "The Clear Status Register command clears the status register. It functions independent of VPP. The WSM sets and clears SR[7,6,2], but it sets bits SR[5:3,1] without clearing them. The Status Register should be cleared before starting a command sequence to avoid any ambiguity. A device reset also clears the Status Register.Read Configuration Register" on page 49).

11.2.1 Asynchronous Page-Mode Read

Following a device power-up or reset, asynchronous page mode is the default read mode and the device is set to Read Array mode. However, to perform array reads after any other device operation (e.g. write operation), the Read Array command must be issued in order to read from the flash memory array.

Note: Asynchronous page-mode reads can only be performed when RCR 15 is set

The Clear Status Register command clears the status register. It functions independent of VPP. The WSM sets and clears SR[7,6,2], but it sets bits SR[5:3,1] without clearing them. The Status Register should be cleared before starting a command sequence to avoid any ambiguity. A device reset also clears the Status Register.

To perform an asynchronous page-mode read, an address is driven onto the address bus, and CE# and ADV# are asserted. WE# and RST# must already have been deasserted. WAIT is deasserted during asynchronous page mode. ADV# can be driven high to latch the address, or it must be held low throughout the read cycle. CLK is not used for asynchronous page-mode reads, and is ignored. If only asynchronous reads are to be performed, CLK should be tied to a valid V_{IH} level, WAIT signal can be floated and ADV# must be tied to ground. Array data is driven onto DQ[15:0] after an initial access time t_{AVOV} delay. (see Section 7.0, "AC Characteristics" on page 29).

In asynchronous page mode, four data words are "sensed" simultaneously from the flash memory array and loaded into an internal page buffer. The buffer word corresponding to the initial address on the Address bus is driven onto DQ[15:0] after the initial access delay. The lowest two address bits determine which word of the 4-word page is output from the data buffer at any given time.

11.2.2 Synchronous Burst-Mode Read

To perform a synchronous burst-read, an initial address is driven onto the address bus, and CE# and ADV# are asserted. WE# and RST# must already have been deasserted. ADV# is asserted, and then deasserted to latch the address. Alternately, ADV# can remain asserted throughout the burst access, in which case the address is latched on the next valid CLK edge while ADV# is asserted.

During synchronous array and non-array read modes, the first word is output from the data buffer on the next valid CLK edge after the initial access latency delay (see Section 11.1.0.3, "Latency Count" on page 50). Subsequent data is output on valid CLK edges following a minimum delay. However, for a synchronous non-array read, the same word of data will be output on successive clock edges until the burst length requirements are satisfied. Refer to the following waveforms for more detailed information:

- Figure 18, "Synchronous Single-Word Array or Non-array Read Timing" on page 34
- Figure 19, "Continuous Burst Read, showing an Output Delay Timing" on page 35
- Figure 20, "Synchronous Burst-Mode Four-Word Read Timing" on page 35

11.2.3 Read Device Identifier

The Read Device Identifier command instructs the device to output manufacturer code, device identifier code, block-lock status, protection register data, or configuration register data (see Section 9.6, "Device Command Bus Cycles" on page 44 for details on issuing the Read Device Identifier command). Table 30, "Device Identifier Information" on page 56 and Table 31, "Device ID codes" on page 57 show the address offsets and data values for this device.

Table 30: Device Identifier Information (Sheet 1 of 2)

Item	Address ⁽¹⁾	Data	
Manufacturer Code	0x00	0089h	
Device ID Code	0x01	ID (see Table 31)	
Block Lock Configuration:		Lock Bit:	
Block Is Unlocked		DQ0 = 0b0	
Block Is Locked	BBA + 0x02	DQ0 = 0b1	
Block Is not Locked-Down		DQ1 = 0b0	
Block Is Locked-Down		DQ1 = 0b1	
Read Configuration Register	0x05	RCR Contents	
Lock Register 0	0x80	PR-LK0	

Datasheet 56

Item	Address ⁽¹⁾	Data
64-bit Factory-Programmed Protection Register	0x81-0x84	Factory Protection Register Data
64-bit User-Programmable Protection Register	0x85-0x88	User Protection Register Data
Lock Register 1	0x89	Protection Register Lock Data
128-bit User-Programmable Protection Registers	0x8A-0x109	PR-LK1

Table 30: Device Identifier Information (Sheet 2 of 2)

Notes:

1. BBA = Block Base Address.

Table 31:Device ID codes

		Device Ide	entifier Codes
ID Code Type	Device Density	–T (Top Parameter)	–B (Bottom Parameter)
	64-Mbit	881D	8820
Device Code	128-Mbit	881E	8821
	256-Mbit	891F	8922

Note: The 512-Mbit devices do not have a Device ID associated with them. Each die within the stack can be identified by either of the 256-Mbit Device ID codes depending on its parameter option.

11.2.4 CFI Query

The CFI Query command instructs the device to output Common Flash Interface (CFI) data when read. See Section 9.6, "Device Command Bus Cycles" on page 44 for details on issuing the CFI Query command. Appendix , "Common Flash Interface" on page 77 shows CFI information and address offsets within the CFI database.

11.3 Programming Operations

The device supports three programming methods: Word Programming (40h/10h), Buffered Programming (E8h, D0h), and Buffered Enhanced Factory Programming (80h, D0h). The following sections describe device programming in detail.

Successful programming requires the addressed block to be unlocked. If the block is locked down, WP# must be deasserted and the block must be unlocked before attempting to program the block. Attempting to program a locked block causes a program error (SR[4] and SR[1] set) and termination of the operation. See Section 11.4.5, "Security Modes" on page 64 for details on locking and unlocking blocks.

The Numonyx[™] StrataFlash[®] Embedded Memory (P33) is segmented into multiple 8-Mbit Programming Regions. See Section 4.4, "Memory Maps" on page 22 for complete addressing. Execute in Place (XIP) applications must partition the memory such that code and data are in separate programming regions. XIP is executing code directly from flash memory. Each Programming Region should contain only code or data but not both. The following terms define the difference between code and data. System designs must use these definitions when partitioning their code and data for the Numonyx[™] StrataFlash[®] Embedded Memory (P33) device.

- Code : Execution code ran out of the flash device on a continuous basis in the system.
- Data : Information periodically programmed into the flash device and read back (e.g. execution code shadowed and executed in RAM, pictures, log files, etc.).

11.3.1 Word Programming

Word programming operations are initiated by writing the Word Program Setup command to the device. This is followed by a second write to the device with the address and data to be programmed. The device outputs Status Register data when read. See Figure 33, "Word Program Flowchart" on page 69. V_{PP} must be above V_{PPLK} , and within the specified V_{PPL} min/max values.

During programming, the WSM executes a sequence of internally-timed events that program the desired data bits at the addressed location, and verifies that the bits are sufficiently programmed. Programming the flash memory array changes "ones" to "zeros". Memory array bits that are zeros can be changed to ones only by erasing the block.

The Status Register can be examined for programming progress and errors by reading at any address. The device remains in the Read Status Register state until another command is written to the device.

Status Register bit SR[7] indicates the programming status while the sequence executes. Commands that can be issued to the device during programming are Program Suspend, Read Status Register, Read Device Identifier, CFI Query, and Read Array (this returns unknown data).

When programming has finished, Status Register bit SR[4] (when set) indicates a programming failure. If SR[3] is set, the WSM could not perform the word programming operation because V_{PP} was outside of its acceptable limits. If SR[1] is set, the word programming operation attempted to program a locked block, causing the operation to abort.

Before issuing a new command, the Status Register contents should be examined and then cleared using the Clear Status Register command. Any valid command can follow, when word programming has completed.

11.3.1.1 Factory Word Programming

Factory word programming is similar to word programming in that it uses the same commands and programming algorithms. However, factory word programming enhances the programming performance with $V_{PP} = V_{PPH}$. This can enable faster programming times during OEM manufacturing processes. Factory word programming is not intended for extended use. See Section 5.2, "Operating Conditions" on page 26 for limitations when $V_{PP} = V_{PPH}$.

Note: When $V_{PP} = V_{PPL}$, the device draws programming current from the V_{CC} supply. If V_{PP} is driven by a logic signal, V_{PPL} must remain above V_{PPL} MIN to program the device. When $V_{PP} = V_{PPH}$, the device draws programming current from the V_{PP} supply. Figure 30, "Example VPP Supply Connections" on page 62 shows examples of device power supply configurations.

11.3.2 Buffered Programming

The device features a 32-word buffer to enable optimum programming performance. For Buffered Programming, data is first written to an on-chip write buffer. Then the buffer data is programmed into the flash memory array in buffer-size increments. This can improve system programming performance significantly over non-buffered programming.

When the Buffered Programming Setup command is issued (see Section 9.6, "Device Command Bus Cycles" on page 44), Status Register information is updated and reflects the availability of the buffer. SR[7] indicates buffer availability: if set, the buffer is

Datasheet 58

available; if cleared, the buffer is not available. To retry, issue the Buffered Programming Setup command again, and re-check SR[7]. When SR[7] is set, the buffer is ready for loading. (see Figure 35, "Buffer Program Flowchart" on page 71).

On the next write, a word count is written to the device at the buffer address. This tells the device how many data words will be written to the buffer, up to the maximum size of the buffer.

On the next write, a device start address is given along with the first data to be written to the flash memory array. Subsequent writes provide additional device addresses and data. All data addresses must lie within the start address plus the word count. Optimum programming performance and lower power usage are obtained by aligning the starting address at the beginning of a 32-word boundary (A[4:0] = 0x00). Crossing a 32-word boundary during programming will double the total programming time.

After the last data is written to the buffer, the Buffered Programming Confirm command must be issued to the original block address. The WSM begins to program buffer contents to the flash memory array. If a command other than the Buffered Programming Confirm command is written to the device, a command sequence error occurs and SR[7,5,4] are set. If an error occurs while writing to the array, the device stops programming, and SR[7,4] are set, indicating a programming failure.

When Buffered Programming has completed, additional buffer writes can be initiated by issuing another Buffered Programming Setup command and repeating the buffered program sequence. Buffered programming may be performed with $V_{PP} = V_{PPL}$ or V_{PPH} (see Section 5.2, "Operating Conditions" on page 26 for limitations when operating the device with $V_{PP} = V_{PPH}$).

If an attempt is made to program past an erase-block boundary using the Buffered Program command, the device aborts the operation. This generates a command sequence error, and SR[5,4] are set.

If Buffered programming is attempted while V_{PP} is below V_{PPLK} , SR[4,3] are set. If any errors are detected that have set Status Register bits, the Status Register should be cleared using the Clear Status Register command.

11.3.3 Buffered Enhanced Factory Programming

Buffered Enhanced Factory Programing (BEFP) speeds up Multi-Level Cell (MLC) flash programming. The enhanced programming algorithm used in BEFP eliminates traditional programming elements that drive up overhead in device programmer systems.

BEFP consists of three phases: Setup, Program/Verify, and Exit (see Figure 36, "BEFP Flowchart" on page 72). It uses a write buffer to spread MLC program performance across 32 data words. Verification occurs in the same phase as programming to accurately program the flash memory cell to the correct bit state.

A single two-cycle command sequence programs the entire block of data. This enhancement eliminates three write cycles per buffer: two commands and the word count for each set of 32 data words. Host programmer bus cycles fill the device's write buffer followed by a status check. SR[0] indicates when data from the buffer has been programmed into sequential flash memory array locations.

Following the buffer-to-flash array programming sequence, the Write State Machine (WSM) increments internal addressing to automatically select the next 32-word array boundary. This aspect of BEFP saves host programming equipment the address-bus setup overhead.

With adequate continuity testing, programming equipment can rely on the WSM's internal verification to ensure that the device has programmed properly. This eliminates the external post-program verification and its associated overhead.

11.3.3.1 BEFP Requirements and Considerations

BEFP requirements:

- Case temperature: $T_C = 25 \text{ °C} \pm 5 \text{ °C}$
- V_{CC} within specified operating range
- VPP driven to V_{PPH}
- Target block unlocked before issuing the BEFP Setup and Confirm commands
- The first-word address for the block to be programmed must be held constant from the setup phase through all data streaming into the target block, until transition to the exit phase is desired
- The first-word address must align with the start of an array buffer boundary¹

BEFP considerations:

- For optimum performance, cycling must be limited below 100 erase cycles per ${\rm block}^2$
- BEFP programs one block at a time; all buffer data must fall within a single block³
- BEFP cannot be suspended
- Programming to the flash memory array can occur only when the buffer is full⁴

Note:

- 1. Word buffer boundaries in the array are determined by A[4:0] (0x00 through 0x1F). The alignment start point is A[4:0] = 0x00.
- 2. Some degradation in performance may occur if this limit is exceeded, but the internal algorithm continues to work properly.
- 3. If the internal address counter increments beyond the block's maximum address, addressing wraps around to the beginning of the block.
- 4. If the number of words is less than 32, remaining locations must be filled with 0xFFFF.

11.3.3.2 BEFP Setup Phase

After receiving the BEFP Setup and Confirm command sequence, Status Register bit SR[7] (Ready) is cleared, indicating that the WSM is busy with BEFP algorithm startup. A delay before checking SR[7] is required to allow the WSM enough time to perform all of its setups and checks (Block-Lock status, V_{PP} level, etc.). If an error is detected, SR[4] is set and BEFP operation terminates. If the block was found to be locked, SR[1] is also set. SR[3] is set if the error occurred due to an incorrect V_{PP} level.

Note: Reading from the device after the BEFP Setup and Confirm command sequence outputs Status Register data. Do not issue the Read Status Register command; it will be interpreted as data to be loaded into the buffer.

11.3.3.3 BEFP Program/Verify Phase

After the BEFP Setup Phase has completed, the host programming system must check SR[7,0] to determine the availability of the write buffer for data streaming. SR[7] cleared indicates the device is busy and the BEFP program/verify phase is activated. SR[0] indicates the write buffer is available.

Two basic sequences repeat in this phase: loading of the write buffer, followed by buffer data programming to the array. For BEFP, the count value for buffer loading is always the maximum buffer size of 32 words. During the buffer-loading sequence, data is

stored to sequential buffer locations starting at address 0x00. Programming of the buffer contents to the flash memory array starts as soon as the buffer is full. If the number of words is less than 32, the remaining buffer locations must be filled with 0xFFFF.

Caution: The buffer must be completely filled for programming to occur. Supplying an address outside of the current block's range during a buffer-fill sequence causes the algorithm to exit immediately. Any data previously loaded into the buffer during the fill cycle is not programmed into the array.

The starting address for data entry must be buffer size aligned, if not the BEFP algorithm will be aborted and the program fails and (SR[4]) flag will be set.

Data words from the write buffer are directed to sequential memory locations in the flash memory array; programming continues from where the previous buffer sequence ended. The host programming system must poll SR[0] to determine when the buffer program sequence completes. SR[0] cleared indicates that all buffer data has been transferred to the flash array; SR[0] set indicates that the buffer is not available yet for the next fill cycle. The host system may check full status for errors at any time, but it is only necessary on a block basis after BEFP exit. After the buffer fill cycle, no write cycles should be issued to the device until SR[0] = 0 and the device is ready for the next buffer fill.

Note: Any spurious writes are ignored after a buffer fill operation and when internal program is proceeding.

The host programming system continues the BEFP algorithm by providing the next group of data words to be written to the buffer. Alternatively, it can terminate this phase by changing the block address to one outside of the current block's range.

The Program/Verify phase concludes when the programmer writes to a different block address; data supplied must be 0xFFFF. Upon Program/Verify phase completion, the device enters the BEFP Exit phase.

11.3.3.4 BEFP Exit Phase

When SR[7] is set, the device has returned to normal operating conditions. A full status check should be performed at this time to ensure the entire block programmed successfully. When exiting the BEFP algorithm with a block address change, the read mode will not change. After BEFP exit, any valid command can be issued to the device.

11.3.4 Program Suspend

Issuing the Program Suspend command while programming suspends the programming operation. This allows data to be accessed from the device other than the one being programmed. The Program Suspend command can be issued to any device address. A program operation can be suspended to perform reads only. Additionally, a program operation that is running during an erase suspend can be suspended to perform a read operation (see Figure 34, "Program Suspend/Resume Flowchart" on page 70).

When a programming operation is executing, issuing the Program Suspend command requests the WSM to suspend the programming algorithm at predetermined points. The device continues to output Status Register data after the Program Suspend command is issued. Programming is suspended when Status Register bits SR[7,2] are set. Suspend latency is specified in Section 7.5, "Program and Erase Characteristics" on page 39.

To read data from the device, the Read Array command must be issued. Read Array, Read Status Register, Read Device Identifier, CFI Query, and Program Resume are valid commands during a program suspend.

During a program suspend, deasserting CE# places the device in standby, reducing active current. V_{PP} must remain at its programming level, and WP# must remain unchanged while in program suspend. If RST# is asserted, the device is reset.


11.3.5 **Program Resume**

The Resume command instructs the device to continue programming, and automatically clears Status Register bits SR[7,2]. This command can be written to any address. If error bits are set, the Status Register should be cleared before issuing the next instruction. RST# must remain deasserted (see Figure 34, "Program Suspend/ Resume Flowchart" on page 70).

11.3.6 Program Protection

When $V_{PP} = V_{IL}$, absolute hardware write protection is provided for all device blocks. If V_{PP} is at or below V_{PPLK} , programming operations halt and SR[3] is set indicating a V_{PP} -level error. Block lock registers are not affected by the voltage level on V_{PP} ; they may still be programmed and read, even if V_{PP} is less than V_{PPLK} .





11.4 Erase Operations

Flash erasing is performed on a block basis. An entire block is erased each time an erase command sequence is issued, and only one block is erased at a time. When a block is erased, all bits within that block read as logical ones. The following sections describe block erase operations in detail.

11.4.1 Block Erase

Block erase operations are initiated by writing the Block Erase Setup command to the address of the block to be erased (see Section 9.6, "Device Command Bus Cycles" on page 44). Next, the Block Erase Confirm command is written to the address of the block to be erased. If the device is placed in standby (CE# deasserted) during an erase operation, the device completes the erase operation before entering standby. V_{PP} must be above V_{PPLK} and the block must be unlocked (see Figure 37, "Block Erase Flowchart" on page 73).

During a block erase, the WSM executes a sequence of internally-timed events that conditions, erases, and verifies all bits within the block. Erasing the flash memory array changes "zeros" to "ones". Memory array bits that are ones can be changed to zeros only by programming the block.

The Status Register can be examined for block erase progress and errors by reading any address. The device remains in the Read Status Register state until another command is written. SR[0] indicates whether the addressed block is erasing. Status Register bit SR[7] is set upon erase completion.

Status Register bit SR[7] indicates block erase status while the sequence executes. When the erase operation has finished, Status Register bit SR[5] indicates an erase failure if set. SR[3] set would indicate that the WSM could not perform the erase operation because V_{PP} was outside of its acceptable limits. SR[1] set indicates that the erase operation attempted to erase a locked block, causing the operation to abort.

Before issuing a new command, the Status Register contents should be examined and then cleared using the Clear Status Register command. Any valid command can follow once the block erase operation has completed.

11.4.2 Erase Suspend

Issuing the Erase Suspend command while erasing suspends the block erase operation. This allows data to be accessed from memory locations other than the one being erased. The Erase Suspend command can be issued to any device address. A block erase operation can be suspended to perform a word or buffer program operation, or a read operation within any block except the block that is erase suspended (see Figure 34, "Program Suspend/Resume Flowchart" on page 70).

When a block erase operation is executing, issuing the Erase Suspend command requests the WSM to suspend the erase algorithm at predetermined points. The device continues to output Status Register data after the Erase Suspend command is issued. Block erase is suspended when Status Register bits SR[7,6] are set. Suspend latency is specified in Section 7.5, "Program and Erase Characteristics" on page 39.

To read data from the device (other than an erase-suspended block), the Read Array command must be issued. During Erase Suspend, a Program command can be issued to any block other than the erase-suspended block. Block erase cannot resume until program operations initiated during erase suspend complete. Read Array, Read Status Register, Read Device Identifier, CFI Query, and Erase Resume are valid commands during Erase Suspend. Additionally, Clear Status Register, Program, Program Suspend, Block Lock, Block Unlock, and Block Lock-Down are valid commands during Erase Suspend.

During an erase suspend, deasserting CE# places the device in standby, reducing active current. V_{PP} must remain at a valid level, and WP# must remain unchanged while in erase suspend. If RST# is asserted, the device is reset.

11.4.3 Erase Resume

The Erase Resume command instructs the device to continue erasing, and automatically clears SR[7,6]. This command can be written to any address. If status register error bits are set, the Status Register should be cleared before issuing the next instruction. RST# must remain deasserted.

11.4.4 Erase Protection

When $V_{PP} = V_{IL}$, absolute hardware erase protection is provided for all device blocks. If V_{PP} is below V_{PPLK} , erase operations halt and SR[3] is set indicating a V_{PP} -level error.

11.4.5 Security Modes

The device features security modes used to protect the information stored in the flash memory array. The following sections describe each security mode in detail.

11.4.6 Block Locking

Individual instant block locking is used to protect user code and/or data within the flash memory array. All blocks power up in a locked state to protect array data from being altered during power transitions. Any block can be locked or unlocked with no latency. Locked blocks cannot be programmed or erased; they can only be read.

Software-controlled security is implemented using the Block Lock and Block Unlock commands. Hardware-controlled security can be implemented using the Block Lock-Down command along with asserting WP#. Also, V_{PP} data security can be used to inhibit program and erase operations (see Section 11.3.6, "Program Protection" on page 62 and Section 11.4.4, "Erase Protection" on page 63).

The Numonyx[™] StrataFlash[®] Embedded Memory (P33) device also offers four predefined areas in the main array that can be configured as One-Time Programmable (OTP) for the highest level of security. These include the four 32 KB parameter blocks together as one and the three adjacent 128 KB main blocks. This is available for top or bottom parameter devices.

11.4.6.1 Lock Block

To lock a block, issue the Lock Block Setup command. The next command must be the Lock Block command issued to the desired block's address (see Section 9.6, "Device Command Bus Cycles" on page 44 and Figure 39, "Block Lock Operations Flowchart" on page 75). If the Set Read Configuration Register command is issued after the Block Lock Setup command, the device configures the RCR instead.

Block lock and unlock operations are not affected by the voltage level on V_{PP} . The block lock bits may be modified and/or read even if V_{PP} is at or below V_{PPLK} .

11.4.6.2 Unlock Block

The Unlock Block command is used to unlock blocks (see Section 9.6, "Device Command Bus Cycles" on page 44). Unlocked blocks can be read, programmed, and erased. Unlocked blocks return to a locked state when the device is reset or powered down. If a block is in a lock-down state, WP# must be deasserted before it can be unlocked (see Figure 31, "Block Locking State Diagram" on page 65).


11.4.6.3 Lock-Down Block

A locked or unlocked block can be locked-down by writing the Lock-Down Block command sequence (see Section 9.6, "Device Command Bus Cycles" on page 44). Blocks in a lock-down state cannot be programmed or erased; they can only be read. However, unlike locked blocks, their locked state cannot be changed by software commands alone. A locked-down block can only be unlocked by issuing the Unlock Block command with WP# deasserted. To return an unlocked block to locked-down state, a Lock-Down command must be issued prior to changing WP# to V_{IL} . Locked-down blocks revert to the locked state upon reset or power up the device (see Figure 31, "Block Locking State Diagram" on page 65).

11.4.6.4 Block Lock Status

The Read Device Identifier command is used to determine a block's lock status (see Section 11.2.3, "Read Device Identifier" on page 56). Data bits DQ[1:0] display the addressed block's lock status; DQ0 is the addressed block's lock bit, while DQ1 is the addressed block's lock-down bit.

Figure 31: Block Locking State Diagram



11.4.6.5 Block Locking During Suspend

Block lock and unlock changes can be performed during an erase suspend. To change block locking during an erase operation, first issue the Erase Suspend command. Monitor the Status Register until SR[7] and SR[6] are set, indicating the device is suspended and ready to accept another command.

Next, write the desired lock command sequence to a block, which changes the lock state of that block. After completing block lock or unlock operations, resume the erase operation using the Erase Resume command.

Note: A Lock Block Setup command followed by any command other than Lock Block, Unlock Block, or Lock-Down Block produces a command sequence error and set Status Register bits SR[4] and SR[5]. If a command sequence error occurs during an erase suspend, SR[4] and SR[5] remains set, even after the erase operation is resumed. Unless the Status Register is cleared using the Clear Status Register command before resuming the erase operation, possible erase errors may be masked by the command sequence error.

If a block is locked or locked-down during an erase suspend of the *same* block, the lock status bits change immediately. However, the erase operation completes when it is resumed. Block lock operations cannot occur during a program suspend. See Appendix , "Write State Machine" on page 87, which shows valid commands during an erase suspend.

11.4.7 Selectable One-Time Programmable Blocks

Blocks from the main array may be optionally configured as OTP. Ask your local Numonyx representative for details about any of the following selectable OTP implementations.

11.4.7.1 Permanent Block Locking of up to 512 KB

Any of four pre-defined areas from the main array (the four 32-KB parameter blocks together as one and three adjacent 128 KB main blocks) can be configured as One-Time Programmable (OTP) so further program and erase operations are not allowed. This option is available for top or bottom parameter devices.

Density	Top Parameter Configuration	Bottom Parameter Configuration	
	blocks 258:255 (parameters)	blocks 3:0 (parameters)	
256-Mbit	block 254 (main)	block 4 (main)	
256-MDIL	block 253 (main)	block 5 (main)	
	block 252 (main)	block 6 (main)	
	blocks 130:127 (parameters)	blocks 3:0 (parameters)	
128-Mbit	block 126 (main)	block 4 (main)	
128-MDIC	block 125 (main)	block 5 (main)	
	block 124 (main)	block 6 (main)	
	blocks 66:63 (parameters)	blocks 3:0 (parameters)	
64-Mbit	block 62 (main)	block 4 (main)	
04-1101	block 61 (main)	block 5 (main)	
	block 60 (main)	block 6 (main)	

Table 32: Selectable 512 KB OTP Block Mapping

Notes:

1. The 512-Mbit devices will have multiple die and selectable OTP areas depending on the placement of the parameter blocks.

2. When programming the OTP bits in the protection registers for a **Top Parameter Device**, the following upper address bits must also be driven properly: A[Max:17] driven high (V_{IH}) for TSOP and Easy BGA packages, and A[Max:16] driven high (V_{IH}) for QUAD+ SCSP.

11.4.7.2 Permanent Block Locking of up to Full Main Array

This option allows all main blocks (plus the four 32-KB parameter blocks together as one block) to be configured as OTP to prevent further program and erase operations. This option is available for top or bottom parameter devices.

Ask your local Numonyx representative for details about either of these Selectable OTP implementations.

11.4.8 Protection Registers


The device contains 17 Protection Registers (PR) that can be used to implement system security measures and/or device identification. Each Protection Register can be individually locked.

The first 128-bit Protection Register is comprised of two 64-bit (8-word) segments. The lower 64-bit segment is pre-programmed at the Numonyx factory with a unique 64-bit number. The other 64-bit segment, as well as the other sixteen 128-bit Protection Registers, are blank. Users can program these registers as needed. When programmed, users can then lock the Protection Register(s) to prevent additional bit programming (see Figure 32, "Protection Register Map" on page 67).

The user-programmable Protection Registers contain one-time programmable (OTP) bits; when programmed, PR bits cannot be erased. Each Protection Register can be accessed multiple times to program individual bits, as long as the register remains unlocked.

Each Protection Register has an associated Lock Register bit. When a Lock Register bit is programmed, the associated Protection Register can only be read; it can no longer be programmed. Additionally, because the Lock Register bits themselves are OTP, when programmed, Lock Register bits cannot be erased. Therefore, when a Protection Register is locked, it cannot be unlocked.

Figure 32: Protection Register Map



11.4.8.1 Reading the Protection Registers

The Protection Registers can be read from any address. To read the Protection Register, first issue the Read Device Identifier command at any address to place the device in the Read Device Identifier state (see Section 9.6, "Device Command Bus Cycles" on

page 44). Next, perform a read operation using the address offset corresponding to the register to be read. Table 30, "Device Identifier Information" on page 56 shows the address offsets of the Protection Registers and Lock Registers. PR data is read 16 bits at a time.

11.4.8.2 Programming the Protection Registers

To program any of the Protection Registers, first issue the Program Protection Register command at the parameter's base address plus the offset to the desired Protection Register (see Section 9.6, "Device Command Bus Cycles" on page 44). Next, write the desired Protection Register data to the same Protection Register address (see Figure 32, "Protection Register Map" on page 67).

The device programs the 64-bit and 128-bit user-programmable Protection Register data 16 bits at a time (see Figure 40, "Protection Register Programming Flowchart" on page 76). Issuing the Program Protection Register command outside of the Protection Register's address space causes a program error (SR[4] set). Attempting to program a locked Protection Register causes a program error (SR[4] set) and a lock error (SR[1] set).

Note: When programming the OTP bits in the protection registers for a **Top Parameter Device**, the following upper address bits must also be driven properly: A[Max:17] driven high (V_{IH}) for TSOP and Easy BGA packages, and A[Max:16] driven high (V_{IH}) for QUAD+ SCSP.

11.4.8.3 Locking the Protection Registers

Each Protection Register can be locked by programming its respective lock bit in the Lock Register. To lock a Protection Register, program the corresponding bit in the Lock Register by issuing the Program Lock Register command, followed by the desired Lock Register data (see Section 9.6, "Device Command Bus Cycles" on page 44). The physical addresses of the Lock Registers are 0x80 for register 0 and 0x89 for register 1. These addresses are used when programming the lock registers (see Table 30, "Device Identifier Information" on page 56).

Bit 0 of Lock Register 0 is already programmed during the manufacturing process at the "factory", locking the lower, pre-programmed 64-bit region of the first 128-bit Protection Register containing the unique identification number of the device. Bit 1 of Lock Register 0 can be programmed by the user to lock the user-programmable, 64-bit region of the first 128-bit Protection Register. When programming Bit 1 of Lock Register 0, all other bits need to be left as '1' such that the data programmed is 0xFFFD.

Lock Register 1 controls the locking of the upper sixteen 128-bit Protection Registers. Each of the 16 bits of Lock Register 1 correspond to each of the upper sixteen 128-bit Protection Registers. Programming a bit in Lock Register 1 locks the corresponding 128-bit Protection Register.

Caution: After being locked, the Protection Registers cannot be unlocked.

12.0 Flowcharts




Figure 33: Word Program Flowchart

November 2007 Order Number: 314749-05

Program Successful





Figure 34: Program Suspend/Resume Flowchart

Figure 35: Buffer Program Flowchart







Figure 36: BEFP Flowchart

Datasheet

72

Figure 37: Block Erase Flowchart






Figure 38: Erase Suspend/Resume Flowchart

Datasheet 74




Figure 39: Block Lock Operations Flowchart




Figure 40: Protection Register Programming Flowchart

Datasheet 76

13.0 Common Flash Interface

The Common Flash Interface (CFI) is part of an overall specification for multiple command-set and control-interface descriptions. This appendix describes the database structure containing the data returned by a read operation after issuing the CFI Query command (see Section 9.6, "Device Command Bus Cycles" on page 44). System software can parse this database structure to obtain information about the flash device, such as block size, density, bus width, and electrical specifications. The system software will then know which command set(s) to use to properly perform flash writes, block erases, reads and otherwise control the flash device.

13.1 Query Structure Output

The Query database allows system software to obtain information for controlling the flash device. This section describes the device's CFI-compliant interface that allows access to Query data.

Query data are presented on the lowest-order data outputs (DQ_{7-0}) only. The numerical offset value is the address relative to the maximum bus width supported by the device. On this family of devices, the Query table device starting address is a 10h, which is a word address for x16 devices.

For a word-wide (x16) device, the first two Query-structure bytes, ASCII "Q" and "R," appear on the low byte at word addresses 10h and 11h. This CFI-compliant device outputs 00h data on upper bytes. The device outputs ASCII "Q" in the low byte (DQ_{7-0}) and 00h in the high byte (DQ_{15-8}).

At Query addresses containing two or more bytes of information, the least significant data byte is presented at the lower address, and the most significant data byte is presented at the higher address.

In all of the following tables, addresses and data are represented in hexadecimal notation, so the "h" suffix has been dropped. In addition, since the upper byte of word-wide devices is always "00h," the leading "00" has been dropped from the table notation and only the lower byte value is shown. Any x16 device outputs have 00h on the upper byte in this mode.

Table 33: Summary of Query Structure Output as a Function of Device and Mode

Device	Hex Offset	Hex Code	ASCII Value
	00010:	51	"Q"
Device Addresses	00011:	52	"R"
	00012:	59	"Y"

	Word Addressi	ng:		Byte Addressi	ng:
Offset	Hex Code	Value	Offset	Hex Code	Value
$A_X - A_0$	D ₁₅	-D ₀	A _X -A ₀	D ₇	-D ₀
00010h	0051	"Q"	00010h	51	"Q"
00011h	0052	"R"	00011h	52	"R"
00012h	0059	"Y"	00012h	59	"Y"
00013h	P_ID _{LO}	PrVendor	00013h	P_ID _{LO}	PrVendor
00014h	P_ID _{HI}	ID #	00014h	P_ID _{LO}	ID #
00015h	PLO	PrVendor	00015h	P_ID _{HI}	ID #
00016h	P _{HI}	TblAdr	00016h		
00017h	A_ID _{LO}	AltVendor	00017h		
00018h	A_ID _{HI}	ID #	00018h		

Table 34: Example of Query Structure Output of x16- Devices

0.1 **Query Structure Overview**

The Query command causes the flash component to display the Common Flash Interface (CFI) Query structure or database. Table 35 summarizes the structure subsections and address locations.

Table 35: Query Structure

Offset	Sub-Section Name	Description ⁽¹⁾
00001-Fh	Reserved	Reserved for vendor-specific information
00010h	CFI query identification string	Command set ID and vendor data offset
0001Bh	System interface information	Device timing & voltage information
00027h	Device geometry definition	Flash device layout
P ⁽³⁾	Drimony Intel apositio Extended Query Table	Vendor-defined additional information specific
P(*)	Primary Intel-specific Extended Query Table	to the Primary Vendor Algorithm

Notes:

Refer to the Query Structure Output section and offset 28h for the detailed definition of offset address as a function of 1. device bus width and mode.

BA = Block Address beginning location (i.e., 08000h is block 1's beginning location when the block size is 32-KWord). Offset 15 defines "P" which points to the Primary Numonyx-specific Extended Query Table. 2.

3

13.2 **CFI Query Identification String**

The Identification String provides verification that the component supports the Common Flash Interface specification. It also indicates the specification version and supported vendor-specified command set(s).

Table 36: CFI Identification

Offect	Lonoville	Department		Hex	
Offset	Length	Description		Code	Value
10h	3	Query-unique ASCII string "QRY"	10:	51	"Q"
			11:	52	"R"
			12:	59	"Y"
13h	2	Primary vendor command set and control interface ID code.	13:	01	
		16-bit ID code for vendor-specified algorithms	14:	00	
15h	2	Extended Query Table primary algorithm address	15:	0A	
			16:	01	
17h	2	Alternate vendor command set and control interface ID code.	17:	00	
		0000h means no second vendor-specified algorithm exists	18:	00	
19h	2	Secondary algorithm Extended Query Table address.	19:	00	
		0000h means none exists	1A:	00	

Table 37: System Interface Information

Offset	Length	Description	Add.	Hex Code	Value
1Bh	1	$V_{ m cc}$ logic supply minimum program/erase voltage	1B:	17	1.7V
		bits 0–3 BCD 100 mV			
		bits 4–7 BCD volts			
1Ch	1	$V_{ m CC}$ logic supply maximum program/erase voltage	1C:	20	2.0V
		bits 0–3 BCD 100 mV			
		bits 4–7 BCD volts			
1Dh	1	V _{PP} [programming] supply minimum program/erase voltage	1D:	85	8.5V
		bits 0–3 BCD 100 mV			
		bits 4–7 HEX volts			
1Eh	1	V _{PP} [programming] supply maximum program/erase voltage	1E:	95	9.5V
		bits 0–3 BCD 100 mV			
		bits 4–7 HEX volts			
1Fh	1	"n" such that typical single word program time-out = 2 ⁿ μ-sec	1F:	08	256µs
20h	1	"n" such that typical full buffer write time-out = 2 ⁿ μ-sec	20:	09	512µs
21h	1	"n" such that typical block erase time-out = 2 ⁿ m-sec	21:	0A	1s
22h	1	"n" such that typical full chip erase time-out = 2 ⁿ m-sec	22:	00	NA
23h	1	"n" such that maximum word program time-out = 2^{n} times typical	23:	01	512µs
24h	1	"n" such that maximum buffer write time-out = 2 ⁿ times typical	24:	01	1024µs
25h	1	"n" such that maximum block erase time-out = 2^{n} times typical	25:	02	4s
26h	1	"n" such that maximum chip erase time-out = 2^{n} times typical	26:	00	NA

13.3 Device Geometry Definition

Table 38: Device Geometry Definition

Offset	Length					ription					Code	
27h	1	"n" such	n that de	vice size	e = 2 ⁿ in	number	of bytes	5		27:	See ta	ble below
		Flash device interface code assignment: "n" such that n+1 specifies the bit field that represents the flash device width capabilities as described in the table:										
		7	•						0			
28h	2	_	_	_	_	x64	x32	x16	x8	28:	01	x16
		15	14	13	12	11	10	9	8			
		_	—		_			_	—	29:	00	
2Ah	2	"n" such	n that ma	aximum	number	of bytes	in write	buffer =	2 ⁿ	2A: 2B:	06 00	64
2Ch	1	1. x = 2. x s mo	pecifies re contiç	s no era the num guous sa	se block ber of de ame-size	ting; the evice reg e erase b	device e gions wit locks.	erases in h one or		2C:	See ta	ble below
2Dh	4	bits 0-		y+1 = n	umber o	f identica		rase blo z x 256 b		2D: 2E: 2F: 30:	See ta	ole below
31h	4	Erase Block Region 2 Information bits 0–15 = y, y+1 = number of identical-size erase blocks bits 16–31 = z, region erase block(s) size are z x 256 bytes						31: 32: 33: 34:	See ta	ole below		
35h	4	Reserve	ed for fu	ture eras	se block	region ir	nformatio	on		35: 36: 37: 38:	See ta	ole below

Address	64-	Mbit	128-	-Mbit	256-	Mbit
	-В	-T	-В	-T	-В	-T
27:	17	17	18	18	19	19
28:	01	01	01	01	01	01
29:	00	00	00	00	00	00
2A:	06	06	06	06	06	06
2B:	00	00	00	00	00	00
2C:	02	02	02	02	02	02
2D:	03	3E	03	7E	03	FE
2E:	00	00	00	00	00	00
2F:	80	00	80	00	80	00
30:	00	02	00	02	00	02
31:	3E	03	7E	03	FE	03
32:	00	00	00	00	00	00
33:	00	80	00	80	00	80
34:	02	00	02	00	02	00
35:	00	00	00	00	00	00
36:	00	00	00	00	00	00
37:	00	00	00	00	00	00
38:	00	00	00	00	00	00

13.4 Numonyx-Specific Extended Query Table

Table 39: Primary Vendor-Specific Extended Query

Offset ⁽¹⁾	Length	Description		Hex	
P = 10Ah	0	(Optional flash features and commands)	Add.	Code	Value
(P+0)h	3	Primary extended query table	10A	50	"P"
(P+1)h		Unique ASCII string "PRI"	10B:	52	"R"
(P+2)h			10C:	49	" "
(P+3)h	1	Major version number, ASCII	10D:	31	"1"
(P+4)h	1	Minor version number, ASCII	10E:	35	"5"
(P+5)h	4	Optional feature and command support (1=yes, 0=no)	10F:	E6	
(P+6)h		bits 10–31 are reserved; undefined bits are "0." If bit 31 is	110:	09	
(P+7)h		"1" then another 31 bit field of Optional features follows at	111:	00	
(P+8)h		the end of the bit–30 field.	112:	40	
		bit 0 Chip erase supported	bit () = 0	No
		bit 1 Suspend erase supported	bit 1	= 1	Yes
		bit 2 Suspend program supported	bit 2	2 = 1	Yes
		bit 3 Legacy lock/unlock supported	bit 3	3 = 0	No
		bit 4 Queued erase supported	bit 4	1 = 0	No
		bit 5 Instant individual block locking supported	bit 5	5 = 1	Yes
		bit 6 Protection bits supported	bit 6	6 = 1	Yes
		bit 7 Pagemode read supported	bit 7	7 = 1	Yes
		bit 8 Synchronous read supported	bit 8	3 = 1	Yes
		bit 9 Simultaneous operations supported	bit 9	9 = 0	No
		bit 10 Extended Flash Array Blocks supported	bit 1	0 = 0	No
		bit 11 Permanent Block Locking of up to Full Main Array supported	bit 1	1 = 1	Yes
		bit 12 Permanent Block Locking of up to Partial Main Array supported	bit 1	2 = 0	No
		bit 30 CFI Link(s) to follow	bit 3	0 = 1	Yes
		bit 31 Another "Optional Features" field to follow	bit 3	1 = 0	No
(P+9)h	1	Supported functions after suspend: read Array, Status, Query	113:	01	
		Other supported operations are:			
		bits 1–7 reserved; undefined bits are "0"			
		bit 0 Program supported after erase suspend	bit 0) = 1	Yes
(P+A)h	2	Block status register mask	114:	03	
(P+B)h		bits 2–15 are Reserved; undefined bits are "0"	115:	00	
		bit 0 Block Lock-Bit Status register active	bit 0) = 1	Yes
		bit 1 Block Lock-Down Bit Status active	bit 1	= 1	Yes
		bit 4 EFA Block Lock-Bit Status register active	bit 4	1 = 0	No
		bit 5 EFA Block Lock-Down Bit Status active	bit 5	5 = 0	No
(P+C)h	1	V _{CC} logic supply highest performance program/erase voltage	116:	18	1.8V
		bits 0–3 BCD value in 100 mV			
		bits 4–7 BCD value in volts			
(P+D)h	1	V _{PP} optimum program/erase supply voltage	117:	90	9.0V
		bits 0–3 BCD value in 100 mV			
		bits 4–7 HEX value in volts			

Ac	ddress	Disc	crete	512-Mbit					
		–В	-T	-В		-В		-	Т
			-	die 1 (B) die 2 (T)		die 1 (T)	die 2 (B)		
1	12:	00	00	4000		40	00		

Offset ⁽¹⁾	Length	Description		Hex	
P = 10Ah	-	(Optional flash features and commands)	Add.	Code	Value
(P+E)h	1	Number of Protection register fields in JEDEC ID space.	118:	02	2
		"00h," indicates that 256 protection fields are available			
(P+F)h	4	Protection Field 1: Protection Description	119:	80	80h
(P+10)h		This field describes user-available One Time Programmable	11A:	00	00h
(P+11)h		(OTP) Protection register bytes. Some are pre-programmed	11B:	03	8 byte
(P+12)h		with device-unique serial numbers. Others are user	11C:	03	8 byte
		programmable. Bits 0–15 point to the Protection register Lock			
		byte, the section's first byte. The following bytes are factory			
		pre-programmed and user-programmable.			
		bits 0–7 = Lock/bytes Jedec-plane physical low address			
		bits 8–15 = Lock/bytes Jedec-plane physical high address			
		bits $16-23 = "n"$ such that $2^n =$ factory pre-programmed bytes			
		bits $24-31 = "n"$ such that $2^n =$ user programmable bytes			
(P+13)h	10	Protection Field 2: Protection Description	11D:	89	89h
(P+14)h		Bits 0–31 point to the Protection register physical Lock-word	11E:	00	00h
(P+15)h		address in the Jedec-plane.	11F:	00	00h
(P+16)h		Following bytes are factory or user-programmable.	120:	00	00h
(P+17)h		bits 32–39 = "n" ∴ n = factory pgm'd groups (low byte)	121:	00	0
(P+18)h		bits 40–47 = "n" ∴ n = factory pgm'd groups (high byte)	122:	00	0
(P+19)h		bits 48–55 = "n" \ 2n = factory programmable bytes/group	123:	00	0
(P+1A)h		bits 56–63 = "n" ∴ n = user pgm'd groups (low byte)	124:	10	16
(P+1B)h		bits 64–71 = "n" ∴ n = user pgm'd groups (high byte)	125:	00	0
(P+1C)h		bits 72–79 = "n" ∴ 2 ⁿ = user programmable bytes/group	126:	04	16

Table 40: Protection Register Information

Table 41: Burst Read Information

Offset ⁽¹⁾	Length	Description		Hex	
P = 10Ah	•	(Optional flash features and commands)	Add.	Code	Value
(P+1D)h	1	Page Mode Read capability	127:	03	8 byte
		bits 0–7 = "n" such that 2 ⁿ HEX value represents the number of			
		read-page bytes. See offset 28h for device word width to			
		determine page-mode data output width. 00h indicates no read page buffer.			
(P+1E)h	1	Number of synchronous mode read configuration fields that	128:	04	4
. ,		follow. 00h indicates no burst capability.			
(P+1F)h	1	Synchronous mode read capability configuration 1	129:	01	4
		Bits 3–7 = Reserved			
		bits 0–2 "n" such that 2 ⁿ⁺¹ HEX value represents the			
		maximum number of continuous synchronous reads when			
		the device is configured for its maximum word width. A value			
		of 07h indicates that the device is capable of continuous			
		linear bursts that will output data until the internal burst			
		counter reaches the end of the device's burstable address			
		space. This field's 3-bit value can be written directly to the			
		Read Configuration Register bits 0–2 if the device is			
		configured for its maximum word width. See offset 28h for			
(P+20)h	1	word width to determine the burst data output width. Synchronous mode read capability configuration 2	12A:	02	8
(P+21)h	1	Synchronous mode read capability configuration 3	12R:	03	16
(P+22)h	1	Synchronous mode read capability configuration 4	12C:	07	Cont

Table 42:	Partition and	Erase Block	Region	Information
-----------	---------------	-------------	--------	-------------

Offs	et ⁽¹⁾		See	e table b	elow
P = 1	10Ah	Description		Add	ress
Bottom	Тор	(Optional flash features and commands)	Len	Bot	Тор
		Number of device hardware-partition regions within the device.	1	12D:	12D:
		x = 0: a single hardware partition device (no fields follow).			
		x specifies the number of device partition regions containing			
(P+23)h	(P+23)h	one or more contiguous erase block regions.			

Table 43: Partition Region 1 Information (Sheet 1 of 2)

Offs	set ⁽¹⁾		Se	e table b	elow
	10Ah	Description		Add	ress
Bottom	Тор	(Optional flash features and commands)	Len	Bot	Тор
(P+24)h	(P+24)h	Data size of this Parition Region Information field	2	12E:	12E
(P+25)h	(P+25)h	(# addressable locations, including this field)		12F	12F
(P+26)h	(P+26)h	Number of identical partitions within the partition region	2	130:	130:
(P+27)h	(P+27)h			131:	131:
(P+28)h	(P+28)h	Number of program or erase operations allowed in a partition bits 0–3 = number of simultaneous Program operations bits 4–7 = number of simultaneous Erase operations	1	132:	132:
(P+29)h	(P+29)h	Simultaneous program or erase operations allowed in other partitions while a partition in this region is in Program mode bits 0–3 = number of simultaneous Program operations bits 4–7 = number of simultaneous Erase operations	1	133:	133:
(P+2A)h	(P+2A)h	Simultaneous program or erase operations allowed in other partitions while a partition in this region is in Erase mode bits 0–3 = number of simultaneous Program operations bits 4–7 = number of simultaneous Erase operations	1	134:	134:
(P+2B)h	(P+2B)h	Types of erase block regions in this Partition Region. x = 0 = no erase blocking; the Partition Region erases in bulk x = number of erase block regions w/ contiguous same-size erase blocks. Symmetrically blocked partitions have one blocking region. Partition size = (Type 1 blocks)x(Type 1 block sizes) + (Type 2 blocks)x(Type 2 block sizes) ++ (Type n blocks)x(Type n block sizes)	1	135:	135:

Offs			See	e table b	elow
P = 1	10Ah	Description		Add	ress
Bottom	Тор	(Optional flash features and commands)	Len	Bot	Тор
(P+2C)h	(P+2C)h	Partition Region 1 Erase Block Type 1 Information	4	136:	136:
(P+2D)h	(P+2D)h	bits 0–15 = y, y+1 = # identical-size erase blks in a partition		137:	137:
(P+2E)h	(P+2E)h	bits 16–31 = z, region erase block(s) size are z x 256 bytes		138:	138:
(P+2F)h	(P+2F)h			139:	139:
(P+30)h	(P+30)h	Partition 1 (Erase Block Type 1)	2	13A:	13A:
(P+31)h	(P+31)h	Block erase cycles x 1000		13B:	13B:
(P+32)h	(P+32)h	Partition 1 (erase block Type 1) bits per cell; internal EDAC	1	13C:	13C:
		bits 0–3 = bits per cell in erase region			
		bit 4 = internal EDAC used (1=yes, 0=no)			
		bits 5–7 = reserve for future use			
(P+33)h	(P+33)h	Partition 1 (erase block Type 1) page mode and synchronous mode capabilities	1	13D:	13D:
		defined in Table 10.			
		bit 0 = page-mode host reads permitted (1=yes, 0=no)			
		bit 1 = synchronous host reads permitted (1=yes, 0=no)			
		bit 2 = synchronous host writes permitted (1=yes, 0=no)			
		bits 3–7 = reserved for future use			
		Partition Region 1 (Erase Block Type 1) Programming Region Information	6		
(P+34)h	(P+34)h	bits 0–7 = x, 2 ^x = Programming Region aligned size (bytes)		13E:	13E:
(P+35)h	(P+35)h	bits 8–14 = Reserved; bit 15 = Legacy flash operation (ignore 0:7)		13F:	13F:
(P+36)h	(P+36)h	bits 16–23 = y = Control Mode valid size in bytes		140:	140:
(P+37)h	(P+37)h	bits 24-31 = Reserved		141:	141:
(P+38)h	(P+38)h	bits 32-39 = z = Control Mode invalid size in bytes		142:	142:
(P+39)h	(P+39)h	bits 40-46 = Reserved; bit 47 = Legacy flash operation (ignore 23:16 & 39:32)		143:	143:
(P+3A)h	(P+3A)h		4	144:	144:
(P+3B)h	(P+3B)h	bits $0-15 = y$, $y+1 = #$ identical-size erase blks in a partition		145:	145:
(P+3C)h	(P+3C)h	bits 16–31 = z, region erase block(s) size are z x 256 bytes		146:	146:
(P+3D)h	(P+3D)h			147:	147:
(P+3E)h	(P+3E)h	Partition 1 (Erase Block Type 2)	2	148:	148:
(P+3F)h	(P+3F)h	Block erase cycles x 1000		149:	149:
(P+40)h	(P+40)h	Partition 1 (erase block Type 2) bits per cell; internal EDAC	1	14A:	14A:
. ,	. ,	bits 0-3 = bits per cell in erase region			
		bit 4 = internal EDAC used (1=yes, 0=no)			
		bits 5–7 = reserve for future use			
(P+41)h	(P+41)h	Partition 1 (erase block Type 2) page mode and synchronous mode capabilities	1	14B:	14B:
. ,	. ,	defined in Table 10.			
		bit 0 = page-mode host reads permitted (1=yes, 0=no)			
		bit 1 = synchronous host reads permitted (1=yes, 0=no)			
		bit 2 = synchronous host writes permitted (1=yes, 0=no)			
		bits 3–7 = reserved for future use			
		Partition Region 1 (Erase Block Type 2) Programming Region Information	6		
(P+42)h	(P+42)h	bits 0–7 = x, 2 ^x = Programming Region aligned size (bytes)		14C:	14C:
(P+43)h	(P+43)h	bits 8–14 = Reserved; bit 15 = Legacy flash operation (ignore 0:7)		14D:	14D:
(P+44)h	(P+44)h	bits 16–23 = y = Control Mode valid size in bytes		14E:	14E:
(P+45)h	(P+45)h	bits 24-31 = Reserved		14F:	14F:
(P+46)h	(P+46)h	bits 32-39 = z = Control Mode invalid size in bytes		150:	150:
		bits 40-46 = Reserved; bit 47 = Legacy flash operation (ignore 23:16 & 39:32)		151:	

 Table 44: Partition Region 1 Information (Sheet 2 of 2)

Address	64-	Mbit	128-	-Mbit	256-	Mbit
	-В	-T	-В	-T	-В	-T
12D:	01	01	01	01	01	01
12E:	24	24	24	24	24	24
12F:	00	00	00	00	00	00
130:	01	01	01	01	01	01
131:	00	00	00	00	00	00
132:	11	11	11	11	11	11
133:	00	00	00	00	00	00
134:	00	00	00	00	00	00
135:	02	02	02	02	02	02
136:	03	3E	03	7E	03	FE
137:	00	00	00	00	00	00
138:	80	00	80	00	80	00
139:	00	02	00	02	00	02
13A:	64	64	64	64	64	64
13B:	00	00	00	00	00	00
13C:	02	02	02	02	02	02
13D:	03	03	03	03	03	03
13E:	00	00	00	00	00	00
13F:	80	80	80	80	80	80
140:	00	00	00	00	00	00
141:	00	00	00	00	00	00
142:	00	00	00	00	00	00
143:	80	80	80	80	80	80
144:	3E	03	7E	03	FE	03
145:	00	00	00	00	00	00
146:	00	80	00	80	00	80
147:	02	00	02	00	02	00
148:	64	64	64	64	64	64
149:	00	00	00	00	00	00
14A:	02	02	02	02	02	02
14B:	03	03	03	03	03	03
14C:	00	00	00	00	00	00
14D:	80	80	80	80	80	80
14E:	00	00	00	00	00	00
14F:	00	00	00	00	00	00
150:	00	00	00	00	00	00
151:	80	80	80	80	80	80

Table 45: Partition and Erase Block Region Information

Table 46: CFI Link Information

Offset ⁽¹⁾	Length	Description		Hex	
P = 10Ah		(Optional flash features and commands)	Add.	Code	Value
(P+48)h	4	CFI Link Field bit definitions	152:		
(P+49)h		Bits 0–9 = Address offset (within 32Mbit segment) of referenced CFI table	153:		
(P+4A)h		Bits 10–27 = nth 32Mbit segment of referenced CFI table	154:	See tab	le below
(P+4B)h		Bits 28–30 = Memory Type	155:		
		Bit 31 = Another CFI Link field immediately follows			
(P+4C)h	1	CFI Link Field Quantity Subfield definitions	156:		
		Bits 0–3 = Quantity field (n such that n+1 equals quantity)			
		Bit 4 = Table & Die relative location		See tab	le below
		Bit 5 = Link Field & Table relative location			
		Bits 6–7 = Reserved			

Address	Disc	crete	512-Mbit							
	-В	-T	-	B	-	·T				
	-	-	die 1 (B)	die 2 (T)	die 1 (T)	die 2 (B)				
152:	FF	FF	10	FF	10	FF				
153:	FF	FF	20	FF	20	FF				
154:	FF	FF	00	FF	00	FF				
155:	FF	FF	00	FF	00	FF				
156:	FF	FF	10	FF	10	FF				

14.0 Write State Machine

Figure 41 through Figure 46 show the command state transitions (Next State Table) based on incoming commands. Only one partition can be actively programming or erasing at a time. Each partition stays in its last read state (Read Array, Read Device ID, CFI Query or Read Status Register) until a new command changes it. The next WSM state does not depend on the partition's output state.

Figure 41: Write State Machine-Next State Table (Sheet 1 of 6)

				Com	mand Ir	nput to C	hip and r	resulting	<i>Chip</i> Next	State		
Curren Stat		Read Array ⁽²⁾	Word Program ^(3,4)	Buffered Program (BP)	Erase Setup ^(3,4)	Buffered Enhanced Factory Pgm Setup ^(3, 4)	BE Confirm, P/E Resume, ULB, Confirm ⁽⁸⁾	BP / Prg / Erase Suspend	Read Status	Clear Status Register ⁽⁵⁾	Read ID/Query	Lock, Unloc Lock-dowr CR setup ⁽
		(FFH)	(10H/40H)	(E8H)	(20H)	(80H)	(D0H)	(B0H)	(70H)	(50H)	(90H, 98H)	(60H)
Rea	ıdy	Ready	Program Setup	BP Setup	Erase Setup	BEFP Setup			Ready			Lock/CR Setup
Lock/CF	Setup		Re	eady (Lock Err	or)		Ready (Unlock Block)	Ready (Lock Error)				
OTP	Setup						OTP Bus	sy				
	Busy Setup						Word Program	•				
Word	Busy			Progra	m Busy			Word Program Suspend		Word Prog	ram Busy	
Program	Suspend		Word	d Program Sus	spend		Word Program Busy		Word	Program Sus	pend	
	Setup						BP Load	1				
	BP Load 1						BP Load	2				
	BP Load 2				BP Confirm	if Data load in	to Program Bu	uffer is comple	te; Else BP Load	12		
BP	BP Confirm			Ready (Error)	1		BP Busy		F	Ready (Error)		
	BP Busy			BP	Busy			BP Suspend		BP B	usy	
	BP Suspend			BP Suspend			BP Busy			BP Suspend		
	Setup			Ready (Error)			Erase Busy		F	Ready (Error)		
	Busy			Erase	Busy			Erase Suspend		Erase	Busy	
Erase	Suspend	Erase Suspend	Word Program Setup in Erase Suspend	BP Setup in Erase Suspend	Erase	Suspend	Erase Busy		Erase Su	uspend		Lock/CR Setup in Erase Suspend

				Com	mand Ir	nput to C	hip and I	resulting	Chip Next	State		
Current State		Read Array ⁽²⁾	Word Program ^(3,4)	Buffered Program (BP)	Erase Setup ^(3,4)	Buffered Enhanced Factory Pgm Setup ^(3, 4)	BE Confirm, P/E Resume, ULB, Confirm ⁽⁸⁾	BP / Prg / Erase Suspend	Read Status	Clear Status Register ⁽⁵⁾	Read ID/Query	Lock, Unlock Lock-down, CR setup ⁽⁴
		(FFH)	(10H/40H)	(E8H)	(20H)	(80H)	(D0H)	(B0H)	(70H)	(50H)	(90H, 98H)	(60H)
	Setup					Word Pro	gram Busy in	Erase Susper	ıd			
Word Program in Erase	Busy		Word	Program Bus	y in Erase Su	ispend		Word Program Suspend in Erase Suspend	Word Pro	gram Busy in	Erase Suspen	d Busy
Suspend	Suspend	١	Word Program	Suspend in E	rase Susper	ıd	Word Program Busy in Erase Suspend		Word Program	Suspend in Er	ase Suspend	
	Setup						BP Load	1				
	BP Load 1						BP Load	2				
	BP Load 2				BP Confirm i	f Data load in	to Program Bu	uffer is comple	te; Else BP Load	2		
BP in Erase Suspend	BP Confirm		Eras	e Suspend (E	rror)		BP Busy in Erase Suspend		Ready (Er	ror in Erase S	uspend)	
	BP Busy			BP Busy in Er	ase Suspend	1		BP Suspend in Erase Suspend	E	3P Busy in Era	ise Suspend	
	BP Suspend		BP Susp	end in Erase	Suspend		BP Busy in Erase Suspend		BP Suspe	end in Erase S	uspend	
Lock/CR Setu Suspe			Erase	Suspend (Loci	Error)		Erase Suspend (Unlock Block)		Erase Susp	end (Lock Erro	or [Botch])	
Buffered Enhanced Factory	Setup			Ready (Error)			BEFP Loading Data (X=32)		R	Ready (Error)		
Program Mode	BEFP Busy	BEFP	Program and	Verify Busy (i	f Block Addre	ess given mat	ches address	given on BEF	P Setup comman	d). Command	s treated as d	ata. (7)

Figure 42: Write State Machine—Next State Table (Sheet 2 of 6)

		(Comman	d Input t	o Chip a	nd resulting	Chip Next S	tate		
Curren State		OTP Setup ⁽⁴⁾	Lock Block Confirm ⁽⁸⁾	Lock-Down Block Confirm ⁽⁸⁾	Write RCR Confirm ⁽⁸⁾	Block Address (?WA0) ⁹	lllegal Cmds or BEFP Data ⁽¹⁾	WSM Operation Completes		
		(C0H)	(01H)	(2FH)	(03H)	(XXXXH)	(all other codes)			
Rea	dy	OTP Setup			Rea	ıdy				
Lock/CR	Setup	Ready (Lock Error)	Ready Ready Ready (Lock (Lock Down (Set CP) Ready							
OTP	Setup Busy				OTP Busy			Ready		
	Setup			Wo	ord Program E	usy		N/A		
Word	Busy			Wo	ord Program E	lusy		Ready		
Program	Suspend			Word	d Program Su	spend				
	Setup				BP Load 1					
	BP Load 1		BP	Load 2		Ready (BP Load 2	BP Load 2			
BP	BP Load 2	BP Conf		ad into Progra LSE BP load		Ready	BP Confirm if Data load into Program Buffer is complete; ELSE BP Load 2	N/A		
	BP Confirm		Read	ly (Error)		Ready (Error) (Proceed if unlocked or lock error)	Ready (Error)			
	BP Busy				BP Busy			Ready		
	BP Suspend				BP Suspend					
	Setup				Ready (Error)		N/A		
	Busy		Erase Busy							
Erase	Suspend			I	Erase Suspen	d		N/A		

Figure 43: Write State Machine-Next State Table (Sheet 3 of 6)

		(Comman	d Input t	o Chip a	nd resulting	Chip Next S	State	
Curren State		OTP Setup ⁽⁴⁾ (C0H)	Lock Block Confirm ⁽⁸⁾ (01H)	Lock-Down Block Confirm ⁽⁸⁾ (2FH)	Write RCR Confirm ⁽⁸⁾ (03H)	Block Address (?WA0) ⁹ (XXXXH)	Illegal Cmds or BEFP Data ⁽¹⁾ (all other codes)	WSM Operation Completes	
		(CUH)	(01H)			, ,	(all other codes)		
	Setup	Word Program Busy in Erase Suspend						NA	
Word Program in Erase	Busy		۷	Vord Program	e Suspend Busy		Erase Suspend		
Suspend	Suspend		Word Program Suspend in Erase Suspend						
	Setup				BP Load 1				
	BP Load 1		BP	Load 2		Ready (BP Load 2	BP Load 2	•	
	BP Load 2	BP Conf		ad into Progra Else BP Load 2		Ready	BP Confirm if Data load into Program Buffer is complete; Else BP Load 2	N/A	
BP in Erase Suspend	BP Confirm	R	eady (Error i	n Erase Suspe	end)	Ready (Error) (Proceed if unlocked or lock error)	Ready (Error)		
	BP Busy			BP Bu	sy in Erase S	uspend		Erase Suspend	
	BP Suspend			BP Susp	end in Erase	Suspend			
Lock/CR Set Susp		Erase Suspend (Lock Error)	Erase Suspend (Lock Block)	Erase Suspend (Lock Down Block)	Erase Suspend (Set CR)	Erase Susper	nd (Lock Error)	N/A	
Buffered Enhanced Factory	Setup		Read	ly (Error)		Ready (BEFP Loading Data)	Ready (Error)		
Program Mode	BEFP Busy	given ma	BEFP Program and Verify Busy (if Block Address given matches address given on BEFP Setup command). Commands treated as data. (7)						

Figure 44: Write State Machine—Next State Table (Sheet 4 of 6)

	Outp	<i>out</i> N	ext S	tate	Table	;					
			Comn	nand Inp	ut to Chip	and resu	Iting Out	out Mux Ne	xt State		
Current chip state	Read Array ⁽²⁾	Word Program Setup (3,4)	BP Setup	Erase Setup ^(3,4)	Buffered Enhanced Factory Pgm Setup ^(3, 4)	BE Confirm, P/E Resume, ULB Confirm ⁽⁸⁾	Program/ Erase Suspend	Read Status	Clear Status Register ⁽⁵⁾	Read ID/Query	Lock, Unlock Lock-down, CR setup ⁽⁴⁾
	(FFH)	(10H/40H)	(E8H)	(20H)	(30H)	(D0H)	(B0H)	(70H)	(50H)	(90H, 98H)	(60H)
BEFP Setup, BEFP Pgm & Verify Busy, Erase Setup, OTP Setup, Load 1, Load 2, Confirm, Word Pgm Setup, Word Pgm Setup in Erase Susp, BP Setup, Load 1, Load 2, Confirm in Erase Suspend						Status Rea	ad				
Lock/CR Setup, Lock/CR Setup in Erase Susp						Status Rea	ad				
OTP Busy										Status Read	
Ready, Erase Suspend, BP Suspend BP Busy, Word Program Busy, Erase Busy, BP Busy BP Busy in Erase Suspend Word Pgm Suspend, Word Pgm Busy in Erase Suspend, Pgm Suspend In Erase Suspend	Read Array		Status	Read		Output does	not change.	Status Read	Output mux does not change.	ID Read	Status Read

Figure 45: Write State Machine–Next State Table (Sheet 5 of 6)

	Out	put I	Vext S	State	Table		
	Co	ommand	Input to C	hip and r	esulting <i>Out</i>	out Mux Next	State
Current chip state	OTP Setup ⁽⁴⁾	Lock Block Confirm ⁽⁸⁾	Lock-Down Block Confirm ⁽⁸⁾	Write CR Confirm ⁽⁸⁾	Block Address (?WA0)	Illegal Cmds or BEFP Data ⁽¹⁾	WSM Operation Completes
	(C0H)	(01H)	(2FH)	(03H)	(FFFFH)	(all other codes)	
Busy, Erase Setup, OTP Setup, Load 1, Load 2, Confirm, Word Pgm Setup, Word Pgm Setup in Erase Susp, BP Setup, Load1, Load 2, Confirm in Erase Suspend				Status Read			
Lock/CR Setup, Lock/CR Setup in Erase Susp		Status Rea	d	Array Read	Status	Read	
OTP Busy							Output does not change.
Ready, Erase Suspend, BP Suspend BP Busy, Word Program Busy, Erase Busy, BP Busy BP Busy in Erase Suspend Word Pgm Suspend, Word Pgm Busy in Erase Suspend, Pgm Suspend In Erase Suspend	Status Read	Outp	ut does not ch	nange.	Array Read	Output does not change.	

Figure 46: Write State Machine—Next State Table (Sheet 6 of 6)

Notes:

"Illegal commands" include commands outside of the allowed command set (allowed commands: 40H [pgm], 20H [erase], 1.

etc.) If a "Read Array" is attempted from a busy partition, the result will be invalid data. The ID and Query data are located at 2. different locations in the address map. 1st and 2nd cycles of "2 cycles write commands" must be given to the same partition address, or unexpected results will

3. occur.

To protect memory contents against erroneous command sequences, there are specific instances in a multi-cycle 4. command sequence in which the second cycle will be ignored. For example, when the device is program suspended and an erase setup command (0x20) is given followed by a confirm/resume command (0xD0), the second command will be ignored because it is unclear whether the user intends to erase the block or resume the program operation.

5. The Clear Status command only clears the error bits in the status register if the device is not in the following modes: WSM running (Pgm Busy, Erase Busy, Pgm Busy In Erase Suspend, OTP Busy, BEFP modes).

6. BEFP writes are only allowed when the status register bit #0 = 0, or else the data is ignored.

Datasheet 92

Numonyx[™] StrataFlash[®] Embedded Memory (P33)

- The "current state" is that of the "chip" and not of the "partition"; Each partition "remembers" which output (Array, ID/CFI or Status) it was last pointed to on the last instruction to the "chip", but the next state of the chip does not depend on where the partition's output multiplexer (mux) is presently pointing to. Confirm commands (Lock Block, Unlock Block, Lock-Down Block, Configuration Register) perform the operation and then 7.
- 8. move to the Ready State.
- 9. WA0 refers to the block address latched during the first write cycle of the current operation.

Order/Document Number	Document/Tool	
317460	Numonyx [™] StrataFlash [®] Embedded Memory (P33) Specification Update	
314750	Numonyx [™] StrataFlash [®] Embedded Memory (P30) to Numonyx [™] StrataFlash [®] Embedded Memory (P33) Conversion Guide Application Note 867	
300783	Using Numonyx ^{™®} Flash Memory: Asynchronous Page Mode and Synchronous Burst Mode	
308551	Numonyx [™] StrataFlash [®] Memory (J3 v. D) Datasheet	
306667	Migration Guide for Numonyx [™] StrataFlash [®] Memory (J3) to Numonyx [™] StrataFlash [®] Embedded Memory (P30/P33) Application Note 812	
290737	Numonyx [™] StrataFlash [®] Synchronous Memory (K3/K18) Datasheet	
252802	Numonyx [™] Flash Memory Design for a Stacked Chip Scale Package (SCSP)	
298161	Numonyx [™] Flash Memory Chip Scale Package User's Guide	
296514	Numonyx [™] Small Outline Package Guide	
297833	Numonyx [™] Flash Data Integrator (Numonyx [™] FDI) User Guide	
298136	Numonyx™ Persistent Storage Manager (Numonyx™ PSM) User Guide	
306668	Migration Guide for Spansion* S29GLxxxN to Numonyx [™] StrataFlash [®] Embedded Memory (P30/P33) Application Note 813	

Appendix A Additional Information

Notes: 1. Please call the Numonyx Literature Center at (800) 548-4725 to request Numonyx documentation. International customers should contact their local Numonyx or distribution sales office. Visit Numonyx's World Wide Web home page at http://www.Numonyx.com for technical documentation and tools.

2. 3.

For the most current information on Numonyx Flash Memory, visit our website at http://www.Numonyx.com/go/choosesmart.

Appendix B Ordering Information for Discrete Products

Figure 47: Decoder




Table 47: Valid Combinations for Discrete Products - 130nm

64-Mbit	128-Mbit	256-Mbit
RC28F640P33T85	RC28F128P33T85	RC28F256P33T85
RC28F640P33B85	RC28F128P33B85	RC28F256P33B85
PC28F640P33T85	PC28F128P33T85	PC28F256P33T85
PC28F640P33B85	PC28F128P33B85	PC28F256P33B85
TE28F640P33T85	TE28F128P33T85	TE28F256P33T95
TE28F640P33B85	TE28F128P33B85	TE28F256P33B95
JS28F640P33T85	JS28F128P33T85	JS28F256P33T95
JS28F640P33B85	JS28F128P33B85	JS28F256P33B95

Appendix C Ordering Information for SCSP Products




Figure 48: Decoder for SCSP Devices

Table 48: V	Valid Combinations	for Dual- Die	Products - 130nm
-------------	--------------------	---------------	------------------

64-Mbit	128-Mbit	256-Mbit	512-Mbit [*]
RD48F2000P0XBQ0	RD48F3000P0XBQ0	RD48F4000P0XBQ0	RD48F4400P0TBQ0
RD48F2000P0XTQ0	RD48F3000P0XTQ0	RD48F4000P0XTQ0	PF48F4400P0TBQ0
PF48F2000P0XBQ0	PF48F3000P0XBQ0	PF48F4000P0XBQ0	RC48F4400P0TB00
PF48F2000P0XTQ0	PF48F3000P0XTQ0	PF48F4000P0XTQ0	PC48F4400P0TB00
			TE48F4400P0TB00
			JS48F4400P0TB00

Note: * The "B" parameter shown in the table and chart above is used for both "top" and "bottom" options in 512-Mbit densities. The "T" (Top Boot) configuration is no longer available as it was identical to the Bottom Boot configuration in this density.

§§