

## CY7C4225V/4215V CY7C4235V/4245V

# 512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs

## Features

- 3.3V operation for low power consumption and easy integration into low-voltage systems
- High-speed, low-power, first-in first-out (FIFO) memories
  - □ 512 x 18 (CY7C4215V) □ 1K x 18 (CY7C4225V) □ 2K x 18 (CY7C4235V)
  - □ 4K x 18 (CY7C4245V)
- 0.65µ CMOS
- High-speed 67-MHz operation (15-ns read/write cycle times)
- Low power
- □ I<sub>CC</sub> = 30 mA
- 5V tolerant inputs (V<sub>IH MAX</sub> = 5V)
- Fully asynchronous and simultaneous read and write operation
- Empty, Full, Half Full, and programmable Almost Empty and Almost Full status flags
- TTL-compatible
- Retransmit function
- Output Enable (OE) pin
- Independent read and write enable pins
- Supports free-running 50% duty cycle clock inputs
- Width-Expansion Capability
- Depth-Expansion Capability
- 64-pin 14 × 14 TQFP and 64-pin 10 × 10 STQFP
- Pb-Free packages available

## **Functional Description**

The CY7C42X5V are high-speed, low-power, first-in first-out (FIFO) memories with clocked read and write interfaces. All are 18 bits wide. The CY7C42X5V can be cascaded to increase FIFO depth. Programmable features include Almost Full/Almost Empty flags. These FIFOs provide solutions for a wide variety of data buffering needs, including high-speed data acquisition, multiprocessor interfaces, and communications buffering.

These FIFOs have 18-bit input and output ports that are controlled by separate clock and enable signals. The input port is controlled by a Free-Running Clock (WCLK) and a Write Enable pin (WEN).

When WEN is asserted, data is written into the FIFO on the rising edge of the WCLK signal. While WEN is held active, data is continually written into the FIFO on each cycle. The output port is controlled in a similar manner by a Free-Running Read Clock (RCLK) and a Read Enable pin (REN). In addition, the CY7C42X5V have an Output Enable pin (OE). The read and write clocks may be tied together for single-clock operation or the two clocks may be run independently for asynchronous read/write applications. Clock frequencies up to 66 MHz are achievable.

Retransmit and Synchronous Almost Full/Almost Empty flag features are available on these devices.

<u>Depth</u> expansion is possible using the Cascade Inp<u>ut</u> (WXI, RXI), <u>Cascade Output</u> (WXO, RXO), and First Load (FL) pins. The WXO and RXO pins are connected to the WXI and RXI pins of the next device, and the WXO and RXO pins of the last device should be connected to the WXI and RXI pins of the first device. The FL pin of the first device is tied to  $V_{SS}$  and the FL pin of all the remaining devices should be tied to  $V_{CC}$ .

The CY7C42X5V provides five status pins. These pins are decoded to determine one of five states: Empty, Almost Empty, Half Full, Almost Full, and Full (see *Table 2*). The Half Full flag shares the WXO pin. This flag is valid in the stand-alone and width-expansion configurations. In the depth expansion, this pin provides the expansion out (WXO) information that is used to signal the next FIFO when it will be activated.

The Empty and Full flags are synchronous, i.e., they change state relative to either the Read Clock (RCLK) or the write clock (WCLK). When entering or exiting the Empty states, the flag is updated exclusively by the RCLK. The flag denoting Full states is updated exclusively by WCLK. The synchronous flag architecture guarantees that the flags will remain valid from one clock cycle to the next. As mentioned previously, the Almost Empty/Almost Full flags become synchronous if the V<sub>CC</sub>/SMODE is tied to V<sub>SS</sub>. All configurations are fabricated using an advanced  $0.65\mu$  P-Well CMOS technology. Input ESD protection is greater than 2001V, and latch-up is prevented by the use of guard rings.


**Cypress Semiconductor Corporation** Document #: 38-06029 Rev. \*D 198 Champion Court

•

San Jose, CA 95134-1709 • 408-943-2600 Revised March 19, 2010



## Logic Block Diagram



Document #: 38-06029 Rev. \*D



## CY7C4225V/4215V CY7C4235V/4245V


## Contents

Features	. 1
Functional Description	. 1
Logic Block Diagram	. 2
Contents	
Pin Configuration	. 4
Selection Guide	
Pin Definitions	. 5
Architecture	. 6
Resetting the FIFO	. 6
FIFO Operation	. 6
Programming	. 6
Flag Operation	. 7
Full Flag	. 7
Empty Flag	. 7
Programmable Almost Empty/Almost Full Flag	. 7
Retransmit	. 7
Width Expansion Configuration	. 8
Depth Expansion Configuration	
(with Programmable Flags)	. 8
Maximum Ratings	10

Operating Range	10
Electrical Characteristics	
Over the Operating Range	10
Capacitance	10
Switching Characteristics	
Over the Operating Range	11
Switching Waveforms	12
Ordering Information	20
512 x 18 Low-Voltage Synchronous FIFO	20
1K x 18 Low-Voltage Synchronous FIFO	20
2K x 18 Low-Voltage Synchronous FIFO	20
4K x 18 Low-Voltage Synchronous FIFO	20
Package Diagrams	21
Document History Page	23
Sales, Solutions, and Legal Information	23
Worldwide Sales and Design Support	23
Products	
PSoC Solutions	23



## **Pin Configuration**



### **Selection Guide**

Description		CY7C42X5V-15	CY7C42X5V-25	CY7C42X5V-35	Unit
Maximum Frequency		66.7	40	28.6	MHz
Maximum Access Time		11	15	20	ns
Minimum Cycle Time		15	25	35	ns
Minimum Data or Enable Set-up		4	6	7	ns
Minimum Data or Enable Hold		1	1	2	ns
Maximum Flag Delay		11	15	20	ns
Operating Current	Commercial	30	30	30	mA

	CY7C4215V	CY7C4225V	CY7C4235V	CY7C4245V
Density	512 x 18	1K x 18	2K x 18	4K x 18
Packages	64-pin 14x14 TQFP 64-pin 10x10 STQFP	64-pin 14x14 TQFP 64-pin 10x10 STQFP	64-pin 14x14 TQFP 64-pin 10x10 STQFP	64-pin 14x14 TQFP 64-pin 10x10 STQFP



## **Pin Definitions**

Signal Name	Description	I/O	Function		
D <sub>0-17</sub>	Data Inputs	Ι	Data inputs for an 18-bit bus.		
Q <sub>0-17</sub>	Data Outputs	0	Data outputs for an 18-bit bus.		
WEN	Write Enable	Ι	Enables the WCLK input.		
REN	Read Enable	Ι	Enables the RCLK input.		
WCLK	Write Clock	Ι	The rising edge clocks data into the FIFO when WEN is LOW and the FIFO is not Full. When LD is asserted, WCLK writes data into the programmable flag-offset register.		
RCLK	Read Clock	I	The rising edge clocks data out of the FIFO when REN is LOW and the FIFO is not Empty. When LD is asserted, RCLK reads data out of the programmable flag-offset register.		
WXO/HF	Write Expansion Out/Half Full Flag	0	<b>Dual-Mode Pin</b> . Single device or width expansion - Half Full status flag. Cascaded – Write Expansion Out signal, connected to WXI of next device.		
EF	Empty Flag	0	When $\overline{\text{EF}}$ is LOW, the FIFO is empty. $\overline{\text{EF}}$ is synchronized to RCLK.		
FF	Full Flag	0	When <b>FF</b> is LOW, the FIFO is full. <b>FF</b> is synchronized to WCLK.		
PAE	Programmable Almost Empty	0	When $\overrightarrow{\textbf{PAE}}$ is LOW, the FIFO is almost empty based on the almost empty offset value programmed into the FIFO. PAE is asynchronous when $V_{CC}/SMODE$ is tied to $V_{CC}$ ; it is synchronized to RCLK when $V_{CC}/SMODE$ is tied to $V_{SS}$ .		
PAF	Programmable Almost Full	0	When PAF is LOW, the FIFO is almost full based on the almost full offset value programmed into the FIFO. PAF is asynchronous when $V_{CC}$ /SMODE is tied to $V_{CC}$ ; it is synchronized to WCLK when $V_{CC}$ /SMODE is tied to $V_{SS}$ .		
LD	Load	Ι	When $\overline{\text{LD}}$ is LOW, D <sub>0-17</sub> (O <sub>0-17</sub> ) are written (read) into (from) the programmable-flag-offset register.		
FL/RT	First Load/ Retransmit	Ι	<b>Dual-Mode Pin</b> . Cascaded – The <u>fir</u> st device in the daisy chain will have $\overline{FL}$ tied to $V_{SS}$ ; all oth <u>er</u> devices will have $\overline{FL}$ tied to $V_{CC}$ . In standard mode of width expansion, $\overline{FL}$ is tied to $V_{SS}$ on all devices. Not Cascaded – Tied to $V_{SS}$ . Retransmit function is also available in standalone mode by strobing RT.		
WXI	Write Expansion Input	Ι	<b>Cascaded – Connected to WXO of previous device</b> . Not Cascaded – Tied to $V_{SS}$ .		
RXI	Read Expansion Input	Ι	Cascaded – Connected to $\overline{\text{RXO}}$ of previous device. Not Cascaded – Tied to V <sub>SS</sub> .		
RXO	Read Expansion Output	0	Cascaded – Connected to RXI of next device.		
RS	Reset	Ι	<b>Resets device to empty condition</b> . A reset is required before an initial read or write operation after power-up.		
ŌĒ	Output Enable	I	When OE is LOW, the FIFO's data outputs drive the bus to which they are connected. If OE is HIGH, the FIFO's outputs are in High Z (high-impedance) state.		
V <sub>CC</sub> /SMODE	Synchronous Almost Empty/ Almost Full Flags	Ι	<b>Dual-Mode Pin</b> . Asynchronous Almost Empty/Almost Full flags – tied to $V_{CC}$ . Synchronous Almost Empty/Almost Full flags – tied to $V_{SS}$ . (Almost Empty synchronized to RCLK, Almost Full synchronized to WCLK.)		



## Architecture

The CY7C42X5V consists of an array of 64 to 4K words of 18 bits each (implemented by a dual-port array of SRAM cells), a read pointer, a write pointer, control signals (RCLK, WCLK, REN, WEN, RS), and flags (EF, PAE, HF, PAF, FF). The CY7C42X5V also includes the control signals WXI, RXI, WXO, RXO for depth expansion.

## **Resetting the FIFO**

Upon power-up, the FIFO must be reset with a Reset ( $\overline{RS}$ ) cycle. <u>This</u> causes the FIFO to enter the Empty condition signified by <u>EF</u> being LOW. All data outputs go LOW after the falling edge of RS only if OE is asserted. In order for the FIFO to reset to its default state, a falling edge must occur on RS and the user must not read or write while RS is LOW.

## **FIFO Operation**

When the WEN signal is active (LOW), data present on the  $D_{0-17}$  pins is written into the FIFO on each rising edge of the WCLK signal. Similarly, when the REN signal is active LOW, data in the FIFO memory will be presented on the  $Q_{0-17}$  outputs. New data will be presented on each rising edge of RCLK while REN is active LOW and OE is LOW. REN must set up t<sub>ENS</sub> before RCLK for it to be a valid read function. WEN must occur t<sub>ENS</sub> before WCLK for it to be a valid write function.

An Output Enable  $(\overline{OE})$  pin is provided to three-state the  $Q_{0-17}$  outputs when  $\overline{OE}$  is deasserted. When  $\overline{OE}$  is enabled (LOW), data in the output register will be available to the  $Q_{0-17}$  outputs after  $t_{OE}$ . If devices are cascaded, the  $\overline{OE}$  function will only output data on the FIFO that is read enabled.

The FIFO contains overflow circuitry to disallow additional writes when the FIFO is full, and underflow circuitry to disallow additional reads when the FIFO is empty. An empty FIFO maintains the data of the last valid read on its  $Q_{0-17}$  outputs even after additional reads occur.

## Programming

The CY7C42X5V devices contain two 12-bit offset registers. Data present on  $D_{0-11}$  during a program write will determine the distance from Empty (Full) that the Almost Empty (Almost Full) flags become active. If the user elects not to program the FIFO's flags, the default offset values are used (see Table 2). When the Load LD pin is set LOW and WEN is set LOW, data on the inputs D<sub>0-11</sub> is written into the Empty offset register on the first LOW-to-HIGH transition of the write clock (WCLK). When the LD pin and WEN are held LOW then data is written into the Full offset register on the second LOW-to-HIGH transition of the Write Clock (WCLK). The third transition of the Write Clock (WCLK) again writes to the Empty offset register (see Table 1). Writing all offset registers does not have to occur at one time. One or two offset registers can be written and then, by bringing the LD pin HIGH, the FIFO is returned to normal read/write operation. When the LD pin is set LOW, and WEN is LOW, the next offset register in sequence is written.

The contents of the offset registers can be read on the output lines when the LD pin is set LOW and REN is set LOW; then, data can be read on the LOW-to-HIGH transition of the Read Clock (RCLK).

Tahla 1	Writa	Offeat	Register
lable I.	write	Oliset	Register

LD	WEN	WCLK <sup>[1]</sup>	Selection
0	0		Writing to offset registers: Empty Offset Full Offset
0	1		No Operation
1	0		Write Into FIFO
1	1		No Operation

Note

1. The same selection sequence applies to reading from the registers. REN is enabled and read is performed on the LOW-to-HIGH transition of RCLK.



## **Flag Operation**

The CY7C42X5V devices provide five flag pins to indicate the condition of the FIFO contents. Empty and Full are synchronous. PAE and PAF are synchronous if  $V_{CC}$ /SMODE is tied to  $V_{SS}$ .

#### Full Flag

The Full Flag ( $\overline{FF}$ ) will go LOW when device is Full. Write operations are inhibited whenever  $\overline{FF}$  is LOW regardless of the state of WEN. FF is synchronized to WCLK, i.e., it is exclusively updated by each rising edge of WCLK.

#### Empty Flag

The Empty Flag (EF) will go LOW when the device is empty. Read operations are inhibited whenever EF is LOW, regardless of the state of REN. EF is synchronized to RCLK, i.e., it is exclusively updated by each rising edge of RCLK.

#### Programmable Almost Empty/Almost Full Flag

The CY7C42X5V features programmable Almost Empty and Almost Full Flags. Each flag can be programmed (described in the Programming section) a specific distance from the corresponding boundary flags (Empty or Full). When the FIFO contains the number of words or fewer for which the flags have been programmed, the PAF or PAE will be asserted, signifying

#### Table 2. Flag Truth Table

Number of Words in FIFO	FF	PAF	HF	PAE	EF
7C4215V - 512 x 18					
0	Н	Н	Н	L	L
1 to n <sup>[2]</sup>	Н	Н	Н	L	Н
(n + 1) to 256	Н	Н	Н	Н	Н
257 to (512 – (m + 1))	Н	Н	L	Н	Н
(512 – m) <sup>[3]</sup> to 511	Н	L	L	Н	Н
512	L	L	L	Н	Н

that the FIFO is either Almost Full or Almost Empty. See *Table 2* for a description of programmable flags.

When the SMODE pin is tied LOW, the PAF flag signal transition is caused by the rising edge of the write clock and the PAE flag transition is caused by the rising edge of the read clock.

#### Retransmit

The retransmit feature is beneficial when transferring packets of data. It enables the receipt of data to be acknowledged by the receiver and retransmitted if necessary.

The Retransmit (RT) input is active in the standalone and width expansion modes. The retransmit feature is intended for use when a number of writes equal to <u>or less</u> than the depth of the FIFO have occurred since the last RS cycle. A HIGH pulse on RT resets the internal read pointer to the first physical location of the FIFO. WCLK and RCLK may be free running but must be disabled during and tRTR after the retransmit pulse. With every valid read cycle after retransmit, previously accessed data is read and the read pointer is incremented until it is equal to the write pointer. Flags are governed by the relative locations of the read and write pointers and are updated during a retransmit cycle. Data written to the FIFO after activation of RT are transmitted also.

The full depth of the FIFO can be repeatedly retransmitted.

	Number of Words in FIFC	)	FF	PAF	HF	PAE	EF
7C4225V - 1K x 18	7C4235V - 2K x 18	7C4245V - 4K x 18	••		•••	FAL	
0	0	0	Н	Н	Н	L	L
1 to n <sup>[2]</sup>	1 to n <sup>[2]</sup>	1 to n <sup>[2]</sup>	Н	Н	Н	L	Н
(n + 1) to 512	(n + 1) to 1024	(n + 1) to 2048	Н	Н	Н	Н	Н
513 to (1024 – (m + 1))	1025 to (2048 – (m + 1))	2049 to (4096 – (m + 1))	Н	Н	L	Н	Н
(1024 – m) <sup>[3]</sup> to 1023	(2048 – m) <sup>[3]</sup> to 2047	(4096 – m) <sup>[3]</sup> to 4095	Н	L	L	Н	Н
1024	2048	4096	L	L	L	Н	Н

Notes


- 2. n = Empty Offset (Default Values: CY7C4205V n = 31, CY7C4215V n = 63, CY7C4225V/7C4235V/7C4245V n = 127).
- 3. m = Full Offset (Default Values: CY7C4205V n = 31, CY7C4215V n = 63, CY7C4225V/7C4235V/7C4245V n = 127).



## Width Expansion Configuration

The CY7C42X5V can be expanded in width to provide word widths greater than 18 in increments of 18. During width expansion mode all control line inputs are common and all flags are available. Empty (Full) flags should be created by ANDing the Empty (Full) flags of every FIFO. This technique will avoid ready data from the FIFO that is "staggered" by one clock cycle due to the variations in skew between RCLK and WCLK. *Figure* demonstrates a 36-word width by using two CY7C42X5V.





## Depth Expansion Configuration (with Programmable Flags)

The CY7C42X5V can easily be adapted to applications requiring more than 64/256/512/1024/2048/4096 words of buffering. *Figure* shows Depth Expansion using three CY7C42X5Vs. Maximum depth is limited only by signal loading. Follow these steps:

- 1. The first device must be designated by grounding the First Load ( $\overline{FL}$ ) control input.
- 2. All other devices must have  $\overline{FL}$  in the HIGH state.
- 3. The Write Expansion Out (WXO) pin of each device must be tied to the Write Expansion In (WXI) pin of the next device.
- 4. The Read Expansion Out (RXO) pin of each device must be tied to the Read Expansion In (RXI) pin of the next device.
- 5. All Load ( $\overline{LD}$ ) pins are tied together.
- 6. The Half-Full Flag ( $\overline{HF}$ ) is not available in the Depth Expansion Configuration.
- 7. <u>EF, FF, PAE, and PAF</u> are created with composite flags by ORing together these respective flags for monitoring. The composite PAE and PAF flags are not precise.






Figure 3. Block Diagram of Low-Voltage Synchronous FIFO Memory with Programmable Flags used in Depth Expansion Configuration



## Maximum Ratings<sup>[4]</sup>

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	–65°C to +150°C
Ambient Temperature with Power Applied	–55°C to +125°C
Supply Voltage to Ground Potential	
DC Voltage Applied to Outputs in High-Z State	–0.5V to V <sub>CC</sub> +0.5V

DC Input Voltage	–0.5V to +5V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001V
Latch-up Current	>200 mA

**Operating Range** 

Range	Ambient Temperature	V <sub>cc</sub>
Commercial	0°C to +70°C	3.3V ± 300 mV

### Electrical Characteristics Over the Operating Range

Deveneter	Description	Test Conditions		7C42X5V-15		7C42X5V-25		7C42X5V-35		Line:4
Parameter	Description			Min	Max	Min	Max	Min	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC}$ = Min., $I_{OH}$ = -2.0 mA		2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA			0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage	Low = 2.0V High = V <sub>CC</sub> +0.5V		2.0	5.0	2.0	5.0	2.0	5.0	V
V <sub>IL</sub> <sup>[5]</sup>	Input LOW Voltage	Low = -3.0V High = 0.8 V		-0.5	0.8	-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Leakage Current	V <sub>CC</sub> = Max.		-10	10	-10	10	-10	10	μA
I <sub>OZL</sub> I <sub>OZH</sub>	Output OFF, High Z Current	$\overline{\frac{OE}{V_{IH}}} \ge V_{IH},$ $V_{SS} < V_O < V_{CC}$		-10	+10	-10	+10	-10	+10	μΑ
I <sub>CC</sub> <sup>[6]</sup>	Operating Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA	Com'l		30		30		30	mA
I <sub>SB</sub> <sup>[7]</sup>	Standby Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA	Com'l		6		6		6	mA

## Capacitance<sup>[8]</sup>


Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_{A} = 25^{\circ}C, f = 1 MHz,$	5	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>CC</sub> = 5.0V	7	pF


Notes

- The Voltage on any input or I/O pin cannot exceed the power pin during power-up
   The V<sub>IH</sub> and V<sub>IL</sub> specifications apply for all inputs except WXI, RXI. The WXI, RXI pin is not a TTL input. It is connected to either RXO, WXO of the previous device or V<sub>SS</sub>.
- 6. Input signals switch from 0V to 3V with a rise/fall time less than 3 ns, clocks and clock enables switch at 20 MHz, while the data inputs switch at 10 MHz. Outputs are unloaded.
- 7. All inputs =  $V_{CC}$  0.2V, except WCLK and RCLK, which are switching at 20 MHz.
- 8. Tested initially and after any design or process changes that may affect these parameters



## Figure 4. AC Test Loads and Waveforms<sup>[9, 10]</sup>





THÉVENIN EQUIVALENT Equivalent to: Rth = 200Ω OUTPUT --------• Vth = 2.0V

#### Switching Characteristics Over the Operating Range

Devementer	Description	7C42	X5V-15	7C42X5V-25		7C42X5V-35		Unit
Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
t <sub>S</sub>	Clock Cycle Frequency		66.7		40		28.6	MHz
t <sub>A</sub>	Data Access Time	2	11	2	15	2	20	ns
t <sub>CLK</sub>	Clock Cycle Time	15		25		35		ns
t <sub>CLKH</sub>	Clock HIGH Time	6		10		14		ns
t <sub>CLKL</sub>	Clock LOW Time.	6		10		14		ns
t <sub>DS</sub>	Data Set-up Time	4		6		7		ns
t <sub>DH</sub>	Data Hold Time	1		2		2		ns
t <sub>ENS</sub>	Enable Set-up Time	4		6		7		ns
t <sub>ENH</sub>	Enable Hold Time	1		2		2		ns
t <sub>RS</sub>	Reset Pulse Width <sup>[11]</sup>	15		25		35		ns
t <sub>RSR</sub>	Reset Recovery Time	10		15		20		ns
t <sub>RSF</sub>	Reset to Flag and Output Time		18		25		35	ns
t <sub>PRT</sub>	Retransmit Pulse Width	15		25		35		ns
t <sub>RTR</sub>	Retransmit Recovery Time	15		25		35		ns
t <sub>OLZ</sub>	Output Enable to Output in Low Z <sup>[12]</sup>	0		0		0		ns
t <sub>OE</sub>	Output Enable to Output Valid	3	8	3	12	3	15	ns
t <sub>OHZ</sub>	Output Enable to Output in High Z <sup>[12]</sup>	3	8	3	12	3	15	ns
t <sub>WFF</sub>	Write Clock to Full Flag		11		15		20	ns
t <sub>REF</sub>	Read Clock to Empty Flag		11		15		20	ns
t <sub>PAFasynch</sub>	Clock to Programmable Alm <u>ost-Full</u> Flag <sup>[13]</sup> (Asynchronous mode, V <sub>CC</sub> /SMODE tied to V <sub>CC</sub> )		18		22		25	ns
t <sub>PAFsynch</sub>	Clock to Programmable Al <u>most-Full</u> Flag (Synchronous mode, V <sub>CC</sub> /SMODE tied to V <sub>SS</sub> )		11		15		20	ns
t <sub>PAEasynch</sub>	Clock to Programmable Almost-Empty Flag <sup>[13]</sup> (Asynchronous mode, $V_{CC}$ /SMODE tied to $V_{CC}$ )		18		22		25	ns
t <sub>PAEsynch</sub>	Clock to Programmable Al <u>most-Full</u> Flag (Synchronous mode, V <sub>CC</sub> /SMODE tied to V <sub>SS</sub> )		11		15		20	ns
t <sub>HF</sub>	Clock to Half-Full Flag		16		20		25	ns

Notes

9.  $C_L$  = 30 pF for all AC parameters except for  $t_{OHZ}$ . 10.  $C_L$  = 5 pF for  $t_{OHZ}$ . 11. Pulse widths less than minimum values are not allowed.

12. Values guaranteed by design, not currently tested.

13. t<sub>PAFasynch</sub>, t<sub>PAEasynch</sub>, after program register write will not be valid until 5 ns + t<sub>PAF(E)</sub>.


Page 11 of 23



## Switching Characteristics Over the Operating Range (continued)

Parameter	Description	7C42X5V-15		7C42X5V-25		7C42X5V-35		Unit
	Description	Min	Max	Min	Max	Min	Max	Unit
t <sub>XO</sub>	Clock to Expansion Out		10		15		20	ns
t <sub>XI</sub>	Expansion in Pulse Width	6.5		10		14		ns
t <sub>XIS</sub>	Expansion in Set-up Time	5		10		15		ns
t <sub>SKEW1</sub>	Skew Time between Read Clock and Write Clock for Full Flag	6		10		12		ns
t <sub>SKEW2</sub>	Skew Time between Read Clock and Write Clock for Empty Flag	6		10		12		ns
t <sub>SKEW3</sub>	Skew Time between Read Clock and Write Clock for Programmable Almost Empty and Programmable Almost Full Flags.	15		18		20		ns

### Switching Waveforms




#### Figure 5. Write Cycle Timing

#### Note

14. t<sub>SKEW1</sub> is the minimum time between a rising RCLK edge and a rising WCLK edge to guarantee that FF will go HIGH during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than t<sub>SKEW1</sub>, then FF may not change state until the next WCLK edge.





#### Notes

t<sub>SKEW2</sub> is the minimum time between a rising WCLK edge and a rising RCLK edge to guarantee that EF will go HIGH during the current clock cycle. It the time between the rising edge of WCLK and the rising edge of RCLK is less than t<sub>SKEW2</sub>, then EF may not change state until the next RCLK edge.
 The clocks (RCLK, WCLK) can be free-running during reset.

17. After reset, the outputs will be LOW if  $\overline{OE} = 0$  and three-state if  $\overline{OE} = 1$ .







Figure 8. First Data Word Latency after Reset with Simultaneous Read and Write


Notes 18. When t<sub>SKEW2</sub> ≥ minimum specification, t<sub>FRL</sub> (maximum) = t<sub>CLK</sub> + t<sub>SKEW2</sub>. When t<sub>SKEW2</sub> < minimum specification, t<sub>FRL</sub> (maximum) = either 2\*t<sub>CLK</sub> + t<sub>SKEW2</sub> or t<sub>CLK</sub> + t<sub>SKEW2</sub>. The Latency Timing applies only <u>at</u> the Empty Boundary (EF = LOW). 19. The first word is available the cycle after EF goes HIGH, always.

Document #: 38-06029 Rev. \*D










#### Figure 13. Programmable Almost Empty Flag Timing (applies only in SMODE (SMODE is LOW)



Notes


- 20. PAE offset n. Number of data words into FIFO already = n.
- 21. PAE offset n.

22. t<sub>SKEW3</sub> is the minimum time between a rising WCLK and a rising RCLK edge for PAE to change state during that clock cycle. If the time between the edge of WCLK and the rising RCLK is less than t<sub>SKEW3</sub>, then PAE may not change state until the next RCLK.

- 23. If a read is performed on this rising edge of the read clock, there will be Empty + (n-1) words in the FIFO when PAE goes LOW.

Page 16 of 23









Figure 15. Programmable Almost Full Flag Timing (applies only in SMODE (SMODE in LOW))



Notes

24. PAF offset = m. Number of data words written into FIFO already = 256 - m + 1 for the CY7C4205V, 512 - m + 1 for the CY7C4215V. 1024 - m + 1 for the CY7C4225V, 2048 - m + 1 for the CY7C4235V, and 4096 - m + 1 for the CY7C4245V.


25. PAF is offset = m.

- 26.256 m words in CY7C4205V, 512 m words in CY7C4215V. 1024 m words in CY7C4225V, 2048 m words in CY7C4235V, and 4096 m words in CY7C4245V.
- 27.256 m + 1 words in CY7C4205V, 512 m + 1 words in CY7C4215V, 1024 m + 1 CY7C4225V, 2048 m + 1 in CY7C425V, and 4096 m + 1 words in CY7C4245V. 28. If a write is performed on this rising edge of the write clock, there will be Full - (m-1) words of the FIFO when PAF goes LOW.
- 29. PAF offset = m.
- 30. t<sub>SKEW3</sub> is the minimum time between a rising RCLK and a rising WCLK edge for PAF to change state during that clock cycle. If the time between the edge of RCLK and the rising edge of WCLK is less than t<sub>SKEW3</sub>, then PAF may not change state until the next WCLK rising edge.

Document #: 38-06029 Rev. \*D

Page 17 of 23






Note 31. Write to Last Physical Location.

Document #: 38-06029 Rev. \*D

Page 18 of 23





Notes

32. Read from Last Physical Location.

33. Clocks are free running in this case.

34. The flags may change state during Retransmit as a result of the offset of the read and write pointers, but flags will be valid at t<sub>RTR</sub>. 35. For the synchronous PAE and PAF flags (SMODE), an appropriate clock cycle is necessary after t<sub>RTR</sub> to update these flags.

Page 19 of 23




## **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
512 x 18 L	ow-Voltage Synchronous	FIFO		·
15	CY7C4215V-15ASXC	A64	64-Pin Pb-Free 10x10 Thin Quad Flatpack	Commercial
1K x 18 Lo	ow-Voltage Synchronous	FIFO		
15	CY7C4225V-15ASXC	A64	64-Pin Pb-Free 10x10 Thin Quad Flatpack	Commercial
2K x 18 Lo	ow-Voltage Synchronous	FIFO		
15	CY7C4235V-15ASC	A64	64-Pin 10x10 Thin Quad Flatpack	Commercial
	CY7C4235V-15ASXC	A64	64-Pin Pb-Free 10x10 Thin Quad Flatpack	
4K x 18 Lo	ow-Voltage Synchronous	FIFO		·
15	CY7C4245V-15ASXC	A64	A64 64-Pin Pb-Free 10x10 Thin Quad Flatpack Comm	
25	CY7C4245V-25ASC	A64	64-Pin 10x10 Thin Quad Flatpack	




## **Package Diagrams**





#### Figure 24. 64-Pin TQFP (14X14X1.4 mm)





### **Document History Page**

REV.	ECN NO.	Submission Date	Orig. of Change	Description of Change
**	109961	12/17/01	SZV	Change from Spec number: 38-00609 to 38-06029
*A	122281	12/26/02	RBI	Power up requirements added to Maximum Ratings Information
*В	127856	08/22/03	FSG	Fixed read cycle timing diagram Corrected <u>switching</u> waveform diagram typos Page 12: WEN changed to R <u>EN (t</u> ypo) Page 13: WCLK changed to RCLK (typo)
*C	393636	See ECN	YIM	Added Pb-Free Logo Added Pb-Free parts to ordering information: CY7C4205V-15ASXC, CY7C4215V-15ASXC, CY7C4225V-15ASXC, CY7C4235V-15ASXC, CY7C4245V-15ASXC, CY7C4245V-25ASXC
*D	2896039	03/19/2010	RAME	Added Contents Updated package diagrams Removed inactive parts from Ordering information table Updated links in Sales, Solutions and Legal Information

### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive	cypress.com/go/automotive	PSoC Solutions
Clocks & Buffers	cypress.com/go/clocks	psoc.cypress.com/solutions
Interface	cypress.com/go/interface	PSoC 1   PSoC 3   PSoC 5
Lighting & Power Control	cypress.com/go/powerpsoc	
	cypress.com/go/plc	
Memory	cypress.com/go/memory	
Optical & Image Sensing	cypress.com/go/image	
PSoC	cypress.com/go/psoc	
Touch Sensing	cypress.com/go/touch	
USB Controllers	cypress.com/go/USB	
Wireless/RF	cypress.com/go/wireless	

© Cypress Semiconductor Corporation, 2001-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-06029 Rev. \*D

Revised March 19, 2010

Page 23 of 23

All products and company names mentioned in this document may be the trademarks of their respective holders.