

## 32K x 8 Power Switched and Reprogrammable PROM

### Features

- CMOS for optimum speed/power
- Windowed for reprogrammability
- High speed
  - 30 ns (Commercial)
  - 35 ns (Military)
- Low power
  - 660 mW (commercial)
  - 715 mW (military)
- Super low standby power
  - Less than 165 mW when deselected
- EPROM technology 100% programmable
- Slim 300-mil package (7C271)
- Direct replacement for bipolar PROMs
- Capable of withstanding >2001V static discharge


### Functional Description

The CY7C271 and CY7C274 are high-performance 32,768-word by 8-bit CMOS PROMs. When disabled (CE HIGH), the 7C271/7C274 automatically powers down into a

low-power stand-by mode. The CY7C271 is packaged in the 300-mil slim package. The CY7C274 is packaged in the industry standard 600-mil package. Both the CY7C271 and CY7C274 are available in a cerDIP package equipped with an erasure window to provide for reprogrammability. When exposed to UV light, the PROM is erased and can be reprogrammed. The memory cells utilize proven EPROM floating gate technology and byte-wide intelligent programming algorithms.

The CY7C271 and CY7C274 offer the advantage of lower power, superior performance, and programming yield. The EPROM cell requires only 12.5V for the super voltage, and low current requirements allow for gang programming. The EPROM cells allow each memory location to be tested 100% because each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming, the product will meet DC and AC specification limits.

Reading the 7C271 is accomplished by placing active LOW signals on CS<sub>1</sub> and CE, and an active HIGH on CS<sub>2</sub>. Reading the 7C274 is accomplished by placing active LOW signals on OE and CE. The contents of the memory location addressed by the address lines (A<sub>0</sub>–A<sub>14</sub>) will become available on the output lines (O<sub>0</sub>–O<sub>7</sub>).



**Selection Guide**

		<b>7C274-30</b>	<b>7C271-35 7C274-35</b>	<b>7C271-45 7C274-45</b>	<b>7C271-55</b>	<b>Unit</b>
Maximum Access Time		30	35	45	55	ns
Maximum Operating Current	Com'l	120	120	120	120	mA
	Military		130	130	130	mA
Standby Current	Com'l	30	30	30	30	mA
	Military		40	40	40	mA

**Maximum Ratings<sup>[1]</sup>**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -65°C to +150°C  
 Ambient Temperature with Power Applied ..... -55°C to +125°C  
 Supply Voltage to Ground Potential ..... -0.5V to +7.0V  
 DC Voltage Applied to Outputs in High Z State ..... -0.5V to +7.0V  
 DC Input Voltage ..... -3.0V to +7.0V  
 DC Program Voltage ..... 13.0V

Static Discharge Voltage ..... >2001V (per MIL-STD-883, Method 3015)  
 Latch-Up Current ..... >200 mA  
 UV Exposure ..... 7258 Wsec/cm<sup>2</sup>

**Operating Range**

<b>Range</b>	<b>Ambient Temperature</b>	<b>V<sub>CC</sub></b>
Commercial	0°C to +70°C	5V ±10%
Military <sup>[2]</sup>	-55°C to +125°C	5V ±10%

**Electrical Characteristics Over the Operating Range<sup>[3]</sup>**

<b>Parameter</b>	<b>Description</b>	<b>Test Conditions</b>	<b>7C271- 35, 45, 55 7C274-30, 35, 45,</b>		<b>Unit</b>
			<b>Min.</b>	<b>Max.</b>	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -2.0 mA	2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA <sup>[4]</sup>		0.4	V
V <sub>IH</sub>	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for All Inputs	2.0	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Level	Guaranteed Input Logical LOW Voltage for All Inputs		0.8	V
I <sub>Ix</sub>	Input Current	GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-10	+10	µA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Output Disabled	-40	+40	µA
I <sub>OS</sub>	Output Short Circuit Current <sup>[5]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND	-20	-90	mA
I <sub>CC</sub>	Power Supply Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 2.0V, I <sub>OUT</sub> = 0 mA, CE = V <sub>IL</sub>	Commercial	120	mA
			Military	130	
I <sub>SB</sub>	Standby Supply Current	V <sub>CC</sub> = Max., CE = V <sub>IH</sub> , I <sub>OUT</sub> = 0 mA	Commercial	30	mA
			Military	40	
V <sub>PP</sub>	Programming Supply Voltage		12	13	V
I <sub>PP</sub>	Programming Supply Current			50	mA

**Notes**

1. The voltage on any input or I/O pin cannot exceed the power pin during power-up.
2. T<sub>A</sub> is the "instant on" case temperature.
3. See the last page of this specification for Group A subgroup testing information.
4. 6.0 mA military
5. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.


**Electrical Characteristics** Over the Operating Range<sup>[3]</sup>

Parameter	Description	Test Conditions	7C271- 35, 45, 55 7C274-30, 35, 45,		Unit
			Min.	Max.	
V <sub>IHP</sub>	Input HIGH Programming Voltage		3.0		V
V <sub>ILP</sub>	Input LOW Programming Voltage			0.4	V

**Capacitance**<sup>[6]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V	10	pF
C <sub>OUT</sub>	Output Capacitance		10	pF

**AC Test Loads and Waveforms**<sup>[6]</sup>



Equivalent to: THÉVENIN EQUIVALENT




**Note**

6. See Introduction to CMOS PROMs for general information on testing.

**Switching Characteristics** Over the Operating Range<sup>[3,6]</sup>

Parameter	Description	7C274-30		7C271-35 7C274-35		7C271-45 7C274-45		7C271-55		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>AA</sub>	Address to Output Valid		30		35		45		55	ns
t <sub>HZCS</sub>	Chip Select Inactive to High Z (CS <sub>1</sub> and CS <sub>2</sub> , 7C271 Only)		20		25		30		30	ns
t <sub>ACS</sub>	Chip Select Active to Output Valid (CS <sub>1</sub> and CS <sub>2</sub> , 7C271 Only)		20		25		30		30	ns
t <sub>HZOE</sub>	Output Enable Inactive to High Z (OE, 7C274 Only)		20		20		25		25	ns
t <sub>OE</sub>	Output Enable Active to Output Valid (OE, 7C274 Only)		20		20		25		25	ns
t <sub>HZCE</sub>	Chip Enable Inactive to High Z (CE Only)		35		40		50		60	ns
t <sub>ACE</sub>	Chip Enable Active to Output Valid (CE Only)		35		40		50		60	ns
t <sub>PU</sub>	Chip Enable Active to Power Up	0		0		0		0		ns
t <sub>PD</sub>	Chip Enable Inactive to Power Down		35		40		50		60	ns
t <sub>OH</sub>	Output Hold from Address Change	0		0		0		0		ns

**Switching Waveform**

**Erase Characteristics**

Wavelengths of light less than 4000 angstroms begin to erase the CY7C271 and CY7C274 in the windowed package. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.

The recommended dose of ultraviolet light for erasure is a wavelength of 2537 angstroms for a minimum dose (UV intensity × exposure time) of 25 Wsec/cm<sup>2</sup>. For an ultraviolet lamp with a 12 mW/cm<sup>2</sup> power rating, the exposure time would be approximately 35 minutes. The CY7C271 or CY7C274 needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the

PROM is exposed to high-intensity UV light for an extended period of time. 7258 Wsec/cm<sup>2</sup> is the recommended maximum dosage.

**Programming Modes**

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

**Note**

7. CS<sub>2</sub> and CS<sub>1</sub> are used on the 7C271 only. OE is used on the 7C274 only.

**Table 1. CY7C271 Mode Selection**

Mode	Pin Function <sup>[8]</sup>					
	Read or Output Disable	A <sub>14</sub> -A <sub>0</sub>	CE	CS <sub>2</sub>	CS <sub>1</sub>	O <sub>7</sub> -O <sub>0</sub>
	Other	A <sub>14</sub> -A <sub>0</sub>	VFY	PGM	V <sub>PP</sub>	D <sub>7</sub> -D <sub>0</sub>
Read		A <sub>14</sub> -A <sub>0</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	O <sub>7</sub> -O <sub>0</sub>
Power Down		A <sub>14</sub> -A <sub>0</sub>	V <sub>IH</sub>	X	X	High Z
Output Disable		A <sub>14</sub> -A <sub>0</sub>	X	V <sub>IL</sub>	X	High Z
Output Disable		A <sub>14</sub> -A <sub>0</sub>	X	X	V <sub>IH</sub>	High Z
Program		A <sub>14</sub> -A <sub>0</sub>	V <sub>IHP</sub>	V <sub>ILP</sub>	V <sub>PP</sub>	D <sub>7</sub> -D <sub>0</sub>
Program Verify		A <sub>14</sub> -A <sub>0</sub>	V <sub>ILP</sub>	V <sub>IHP</sub> /V <sub>ILP</sub>	V <sub>PP</sub>	O <sub>7</sub> -O <sub>0</sub>
Program Inhibit		A <sub>14</sub> -A <sub>0</sub>	V <sub>IHP</sub>	V <sub>IHP</sub>	V <sub>PP</sub>	High Z
Blank Check		A <sub>14</sub> -A <sub>0</sub>	V <sub>ILP</sub>	V <sub>IHP</sub> /V <sub>ILP</sub>	V <sub>PP</sub>	O <sub>7</sub> -O <sub>0</sub>


**Table 2. CY7C274 Mode Selection**

Mode	Pin Function <sup>[8]</sup>					
	Read or Output Disable	A <sub>14</sub> -A <sub>0</sub>	OE	CE	V <sub>PP</sub>	O <sub>7</sub> -O <sub>0</sub>
	Other	A <sub>14</sub> -A <sub>0</sub>	VFY	PGM	V <sub>PP</sub>	D <sub>7</sub> -D <sub>0</sub>
Read		A <sub>14</sub> -A <sub>0</sub>	V <sub>IL</sub>	V <sub>IL</sub>	Note 9	O <sub>7</sub> -O <sub>0</sub>
Output Disable		A <sub>14</sub> -A <sub>0</sub>	V <sub>IH</sub>	X	X	High Z
Power Down		A <sub>14</sub> -A <sub>0</sub>	X	V <sub>IH</sub>	X	High Z
Program		A <sub>14</sub> -A <sub>0</sub>	V <sub>IHP</sub>	V <sub>ILP</sub>	V <sub>PP</sub>	D <sub>7</sub> -D <sub>0</sub>
Program Verify		A <sub>14</sub> -A <sub>0</sub>	V <sub>ILP</sub>	V <sub>IHP</sub> /V <sub>ILP</sub>	V <sub>PP</sub>	O <sub>7</sub> -O <sub>0</sub>
Program Inhibit		A <sub>14</sub> -A <sub>0</sub>	V <sub>IHP</sub>	V <sub>IHP</sub>	V <sub>PP</sub>	High Z
Blank Check		A <sub>14</sub> -A <sub>0</sub>	V <sub>ILP</sub>	V <sub>IHP</sub> /V <sub>ILP</sub>	V <sub>PP</sub>	O <sub>7</sub> -O <sub>0</sub>









**Notes**

8. X can be V<sub>IL</sub> (V<sub>ILP</sub>) or V<sub>IH</sub> (V<sub>IHP</sub>).  
 9. V<sub>PP</sub> should be tied to V<sub>CC</sub> ±5% in read mode.

**Figure 1. Programming Pinouts**



**Typical DC and AC Characteristics**



C271-14

### Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
35	CY7C271-35WMB	W22	28-Lead (300-Mil) Windowed CerDIP	Military
45	CY7C271-45WMB	W22	28-Lead (300-Mil) Windowed CerDIP	Military
	CY7C274-45WMB	W16	28-Lead (600-Mil) Windowed CerDIP	
55	CY7C271-55WMB	W22	28-Lead (300-Mil) Windowed CerDIP	Military

### MILITARY SPECIFICATIONS

#### Group A Subgroup Testing

#### DC Characteristics

Parameter	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>Ix</sub>	1, 2, 3
I <sub>Oz</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>SB</sub>	1, 2, 3

#### Switching Characteristics

Parameter	Subgroups
t <sub>AA</sub>	7, 8, 9, 10, 11
t <sub>ACS</sub> <sup>[10]</sup>	7, 8, 9, 10, 11
t <sub>OE</sub> <sup>[11]</sup>	7, 8, 9, 10, 11
t <sub>ACE</sub>	7, 8, 9, 10, 11

#### SMD Cross Reference

SMD Number	Suffix	Cypress Number
5962-89817	01ZX	CY7C271-55QMB
5962-89817	02XX	CY7C271-45WMB
5962-89817	02ZX	CY7C271-45QMB


#### Notes

10. 7C271 only (CS<sub>1</sub> and CS<sub>2</sub>).  
 11. 7C274 only.



**Package Diagrams**


**Figure 2. 28-Lead (300-Mil) PDIP P21**



Package Diagrams (continued)


Figure 3. 32-Pin Windowed Rectangular Leadless Chip Carrier Q55

MIL-STD-1835 C-12




**Package Diagrams** (continued)

**Figure 4. 28-Lead (600-Mil) Windowed CerDIP W16**



**Package Diagrams (continued)**

**Figure 5. 28-Lead (300-Mil) Windowed CerDIP W22**



All product and company names mentioned in this document may be the trademarks of their respective holders.

## Document History Page

<b>Document Title: CY7C271 CY7C274 32K x 8 Power Switched and Reprogrammable PROM</b>				
<b>Document Number: 38-04008</b>				
<b>REV.</b>	<b>ECN NO.</b>	<b>Issue Date</b>	<b>Orig. of Change</b>	<b>Description of Change</b>
**	113864	3/8/02	DSG	Changed from Spec number: 38-00068 to 38-04008
A*	118899	10/10/02	GBI	Updated Ordering Information
*B	122249	12/27/02	RBI	Added power up requirements to Operating Conditions information
*C	499542	See ECN	PCI	Updated Ordering Information