# **S71WS-N**

Stacked Multi-Chip Product (MCP)
1.8 Volt-only Simultaneous Read/Write,
Burst-mode Flash Memory with CellularRAM



Data Sheet

**Notice to Readers:** This document states the current technical specifications regarding the Spansion product(s) described herein. Each product described herein may be designated as Advance Information, Preliminary, or Full Production. See *Notice On Data Sheet Designations* for definitions.



# **Notice On Data Sheet Designations**

Spansion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of Spansion data sheet designations are presented here to highlight their presence and definitions.

#### **Advance Information**

The Advance Information designation indicates that Spansion Inc. is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. Spansion Inc. therefore places the following conditions upon Advance Information content:

"This document contains information on one or more products under development at Spansion Inc. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion Inc. reserves the right to change or discontinue work on this proposed product without notice."

#### **Preliminary**

The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. Spansion places the following conditions upon Preliminary content:

"This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications."

#### Combination

Some data sheets contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document distinguishes these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with the DC Characteristics table and the AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page.

#### Full Production (No Designation on Document)

When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or  $V_{IO}$  range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. Spansion Inc. applies the following conditions to documents in this category:

"This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur."

Questions regarding these document designations may be directed to your local sales office.

# **S71WS-N**

# Stacked Multi-Chip Product (MCP) 1.8 Volt-only Simultaneous Read/Write, Burst-mode Flash Memory with CellularRAM



Data Sheet

## **Features**

- Power supply voltage of 1.7 V to 1.95 V
- Burst Speed: 54 MHz, 66 MHz, 80 MHz

- Package
  - 8 x 11.6 mm, 9 x 12 mm
- Operating Temperature
  - Wireless, -25° C to +85° C

# **General Description**

The S71WS-N Series is a product line of stacked Multi-Chip Product (MCP) packages and consists of the following items:

- One or more flash memory die (for the S71WS512N, two S29WS256N devices are used)
- CellularRAM Type 2 pSRAM

The products covered by this document are listed in the table below. For details about their specifications, please refer to the individual constituent datasheet for further details.

	pSRAM			
Flash Density	32 Mb	64 Mb	128 Mb	
S29WS128N	S71WS128NB0	S71WS128NC0		
S29WS256N		S71WS256NC0	S71WS256ND0	
S29WS512N		S71WS512NC0	S71WS512ND0	

For detailed specifications, please refer to the individual data sheets.

Document	Publication Identification Number (PID)
S29WS-N	S29WS-N_00
32 M CellularRAM Type 2	CellularRAM_08
64 M CellularRAM Type 2	Cellram_07
128 M CellularRAM Type 2	Cellram_07



# 1. Product Selector Guide

Device	Model Numbers	Flash	pSRAM Density (Mb)	Flash Speed (MHz)	pSRAM Speed (MHz)	DYB Power-Up State (See Note)	pSRAM (Cellular RAM) Supplier	Package (mm)
	AK			54	E 4	0		
	AP			54	54	1		
S71WS128NB0	AJ	WS128N	32	66	66	0	2	8.0X11.6X1.2
37 TWS 126INBU	AN	WSIZON	32	66	00	1	2	6.0811.081.2
	AH				00	0		
	AM			80	80	1		
	AK			F.4	54	0		
	AP			54	54	1		
07414/04 001/00	AJ	WS128N	64	66	66	0	2	0.0744.074.0
S71WS128NC0	AN	WS128N	64	66	66	1	2	8.0X11.6X1.2
	AH			80	80	0		
	AM			80	80	1		
	AK			F.4	E 4	0	2	
	AP			54	54	1	2	
07414/00501/00	AJ				00	0	2	44.000.004.0
S71WS256NC0	AN		64	66	66	1		11.6x8.0x1.2
	AH		WS256N	80	80	0		
	AM	MOOFON				1		
	YK	WS256IN		54	54	0	2	9x12x1.2
	YP					1		
07414/00501/00	YJ		100	66	66	0		
S71WS256ND0	YN		128			1		
	YH			80	80	0		
	YM					1		
	AK			<b>5</b> 4	F.4	0	2	11.6x8.0x1.2
	AP			54	54	1		
07414/05401/00	TJ		0.4	00	00	0	2	
S71WS512NC0	TN		64	66	66 66	1		1100011
	TH			00	00	0		11.6x8.0x1.4
	TM			80	80	1		
	EK	WS512N			- ·	0		
	EP			54	54	1	2	
07414/07 (01/17)	EJ		465	66	66	0		9x12x1.4
S71WS512ND0	EN	1	128			1		
	EH	1		_	00	0		
	EM	1		80	80	1	†	


Note

0 (Protected), 1 (Unprotected [Default State])



# 2. Ordering Information

The order number is formed by a valid combinations of the following:



S71WS = Multi-Chip Product, 1.8 Volt-only Simultaneous Read/Write Burst Mode Flash Memory + pSRAM

#### 2.1 Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Table 2.1 MCP Configurations and Valid Combinations

Valid Combinations							
S71WS128N	В		BAW, BFW	Α	K, P, J, N, H, M		
	С	0		Α	K, P, J, N, H, M		
S71WS256N	С			Α	K, P, J, N, H, M		
37 TW3236N	D			Υ	K, P, J, N, H, M		
	С			Α	K, P, H, M		
S71WS512N				Т	J, N, H, M		
	D			Е	K, P, J, N, H, M		

#### Package Marking Note:

The package marking omits the leading S from the ordering part number.



# 3. Input/Output Descriptions

Table 3.1 identifies the input and output package connections provided on the device.


Table 3.1 Input/Output Descriptions

Symbol	Description
A23-A0	Address inputs
DQ15-DQ0	Data input/output
OE#	Output Enable input. Asynchronous relative to CLK for the Burst mode.
WE#	Write Enable input.
V <sub>SS</sub>	Ground
NC	No Connect; not connected internally
RDY	Ready output. Indicates the status of the Burst read. The WAIT# pin of the pSRAM is tied to RDY.
CLK	Clock input. In burst mode, after the initial word is output, subsequent active edges of CLK increment the internal address counter. Should be at $V_{\rm IL}$ or $V_{\rm IH}$ while in asynchronous mode
	Address Valid input. Indicates to device that the valid address is present on the address inputs.
AVD#	Low = for asynchronous mode, indicates valid address; for burst mode, causes starting address to be latched.
	High = device ignores address inputs
F-RST#	Hardware reset input. Low = device resets and returns to reading array data
F-WP#	Hardware write protect input. At $V_{IL}$ , disables program and erase functions in the four outermost sectors. Should be at $V_{IH}$ for all other conditions.
F-ACC	Accelerated input. At V <sub>HH</sub> , accelerates programming; automatically places device in unlock bypass mode. At V <sub>IL</sub> , disables all program and erase functions. Should be at V <sub>IH</sub> for all other conditions.
R-CE1#	Chip-enable input for pSRAM.
F1-CE#	Chip-enable input for Flash 1. Asynchronous relative to CLK for Burst Mode.
F2-CE#	Chip-enable input for Flash 2. Asynchronous relative to CLK for Burst Mode. This applies to the 512Mb MCP only.
R-CRE	Control Register Enable (pSRAM). For CellularRAM only.
F-VCC	Flash 1.8 Volt-only single power supply.
R-VCC	pSRAM Power Supply.
R-UB#	Upper Byte Control (pSRAM).
R-LB#	Lower Byte Control (pSRAM)
DNU	Do Not Use

S71WS-N



# 4. MCP Block Diagram



#### Notes:

- 1. R-CRE is only present in CellularRAM-compatible pSRAM.
- 2. For 1 Flash + pSRAM, F1-CE# = CE#. For 2 Flash + pSRAM, CE# = F1-CE# and F2-CE# is the chip-enable pin for the second Flash.
- 3. Only needed for S71WS512N.
- 4. For the 128M pSRAM devices, there are 23 shared addresses.

# 5. Connection Diagrams/Physical Dimensions

This section contains the I/O designations and package specifications for the S71WS-N.

# 5.1 Special Handling Instructions for FBGA Packages


Special handling is required for Flash Memory products in FBGA packages.


Flash memory devices in FBGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.



# 5.2 Connection Diagrams

## 5.2.1 CellularRAM Based Pinout





#### Notes:

- 1. In MCPs based on a single S29WS256N (S71WS256N), ball B5 is RFU. In MCP's based on two S29WS256N (S71WS512), ball B5 is F2.CF#
- 2. Addresses are shared between Flash and RAM depending on the density of the pSRAM.

МСР	Flash-only Addresses	Shared Addresses
S71WS128NB0	A22-A21	A20-A0
S71WS128NC0	A22	A21-A0
S71WS256NC0	A23 – A22	A21 – A0
S71WS256ND0	A23	A22 – A0
S71WS512NC0	A23 – A22	A21-A0
S71WS512ND0	A23	A22-A0

S71WS-N S71WS-N\_00\_A7 April 4, 2008




# 5.2.2 Look-Ahead Pinout for Future Designs

Please refer to the Design-in Scalable Wireless Solutions with Spansion Products application note (publication number: Design\_Scalable\_Wireless\_A0\_E). Contact your local Spansion sales representative for more details.

# 5.3 Physical Dimensions

## 5.3.1 TLA084—84-ball Fine-Pitch Ball Grid Array (FBGA) 11.6 x 8.0 x 1.2 mm



PACKAGE		TLA 084		
JEDEC	N/A			
DxE	11.60 mm x 8.00 mm PACKAGE			
SYMBOL	MIN	NOM	MAX	NOTE
А			1.20	PROFILE
A1	0.17			BALL HEIGHT
A2	0.81		0.97	BODY THICKNESS
D		11.60 BSC.		BODY SIZE
E		8.00 BSC.		BODY SIZE
D1		8.80 BSC.		MATRIX FOOTPRINT
E1	7.20 BSC.			MATRIX FOOTPRINT
MD	12			MATRIX SIZE D DIRECTION
ME	10			MATRIX SIZE E DIRECTION
n		84		BALL COUNT
Øb	0.35	0.40	0.45	BALL DIAMETER
eЕ		0:80 BSC.		BALL PITCH
eD		0.80 BSC		BALL PITCH
SD/SE	0.40 BSC.			SOLDER BALL PLACEMENT
	B1,B E1,E H1,H10,	,A4,A5,A6,A7 10,C1,C10,D 10,F1,F10,G1 J1,J10,K1,K1 M4,M5,M6,M	1,D10, 1,G10, 0,L1,L10,	DEPOPULATED SOLDER BALLS

#### NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

 $\ensuremath{\mathsf{n}}$  is the number of populted solder ball positions for matrix size MD x ME.

DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.

SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE =  $\lceil e/2 \rceil$ 


- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- 9. N/A
- 1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

3372-2 \ 16-038.22a



DACKACE

#### FTA084—84-ball Fine-Pitch Ball Grid Array (FBGA) 11.6 x 8.0 x 1.4 mm 5.3.2



PACKAGE	FTA 084			
JEDEC	N/A			
DxE	11.60 mm x 8.00 mm PACKAGE			NOTE
SYMBOL	MIN	NOM	MAX	
Α			1.40	PROFILE
A1	0.17			BALL HEIGHT
A2	1.02		1.17	BODY THICKNESS
D		11.60 BSC.		BODY SIZE
Е		8.00 BSC.		BODY SIZE
D1	8.80 BSC.			MATRIX FOOTPRINT
E1	7.20 BSC.			MATRIX FOOTPRINT
MD	12			MATRIX SIZE D DIRECTION
ME	10			MATRIX SIZE E DIRECTION
n		84		BALL COUNT
φb	0.35	0.40	0.45	BALL DIAMETER
eЕ		0:80 BSC.		BALL PITCH
eD	0.80 BSC			BALL PITCH
SD / SE	0.40 BSC.			SOLDER BALL PLACEMENT
	A2,A3,A4,A5,A6,A7,A8,A9 B1,B10,C1,C10,D1,D10,E1,E10 F1,F10,G1,G10,H1,H10 J1,J10,K1,K10,L1,L10 M2,M3,M4,M5,M6,M7,M8,M9			DEPOPULATED SOLDER BALLS

ETA 004

#### NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- ALL DIMENSIONS ARE IN MILLIMETERS.
- BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

n IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.

DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.

SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.


WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = e/2

- "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED
- N/A

A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.



# 5.3.3 TSD084—84-ball Fine-Pitch Ball Grid Array (FBGA) 12.0 x 9.0 x 1.2 mm



PACKAGE	TSD 084			
JEDEC	N/A			
DxE	12.00 mm x 9.00 mm PACKAGE			
SYMBOL	MIN	NOM	MAX	NOTE
Α			1.20	PROFILE
A1	0.17			BALL HEIGHT
A2	0.81		0.94	BODY THICKNESS
D		12.00 BSC.		BODY SIZE
E	9.00 BSC.			BODY SIZE
D1	8.80 BSC.			MATRIX FOOTPRINT
E1	7.20 BSC.			MATRIX FOOTPRINT
MD	12			MATRIX SIZE D DIRECTION
ME	10			MATRIX SIZE E DIRECTION
n		84		BALL COUNT
φb	0.35	0.40	0.45	BALL DIAMETER
eЕ		0:80 BSC.		BALL PITCH
eD	0.80 BSC			BALL PITCH
SD / SE	0.40 BSC.			SOLDER BALL PLACEMENT
	B1,B E1,E H1,H10,	3,A4,A5,A6,7, 10,C1,C10,D 10,F1,F10,G J1,J10,K1,K1 M4,M5,M6,M	1,D10 1,G10 0,L1,L10	DEPOPULATED SOLDER BALLS

#### NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- 4. PREPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

 $\ensuremath{\mathsf{n}}$  IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.

DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.

SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.


WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE =  $\boxed{e/2}$ 

- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- 9. N/A
- 1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

3426\ 16-038.22



#### FEA084—84-ball Fine-Pitch Ball Grid Array (FBGA) 12.0 x 9.0 x 1.4 mm 5.3.4



PACKAGE	FEA 084			
JEDEC	N/A			
DxE	12.00 mm x 9.00 mm PACKAGE			NOTE
SYMBOL	MIN	NOM MAX		
А			1.40	PROFILE
A1	0.10			BALL HEIGHT
A2	1.11		1.26	BODY THICKNESS
D		12.00 BSC.		BODY SIZE
Е		9.00 BSC.		BODY SIZE
D1	8.80 BSC.			MATRIX FOOTPRINT
E1	7.20 BSC.			MATRIX FOOTPRINT
MD	12			MATRIX SIZE D DIRECTION
ME	10			MATRIX SIZE E DIRECTION
n		84		BALL COUNT
Øb	0.35	0.40	0.45	BALL DIAMETER
eЕ		0:80 BSC.		BALL PITCH
eD	0.80 BSC			BALL PITCH
SD / SE	0.40 BSC.			SOLDER BALL PLACEMENT
	B1,B E1,E H1,H10,	,A4,A5,A6,A7 10,C1,C10,D1 10,F1,F10,G1 ,J1,J10,K1,K1 M4,M5,M6,M7	1,D10 I,G10 0,L1,L10	DEPOPULATED SOLDER BALLS

Note:

BSC is an ANSI standard for Basic Space Centering.

#### NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- e REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

n IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.

6 DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.

SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = e/2

- "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED 8. BALLS.
- 1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.



# 6. Revision History

Section	Description					
Revision A (February 1, 2004)						
	Initial release.					
Revision A1 (February 9, 2005)						
Global	Updated document to include Burst Speed of 66 MHz					
Giobai	Updated Publication Number					
Revision A2 (March 31, 2005)						
Global	Updated Product Selector Guide and Ordering Information tables					
Revision A3 (May 2, 2005)						
	Added 80 MHz speed options to:					
Global	Product Selector Guide					
Global	Ordering Information table					
	Valid Combination table					
Revision A4 (August 25, 2005)						
Global	Replaced module cellRAM_00_A0 with cellRAM_03 and cellRAM_04					
Revision A5 (February 7, 2006)						
	Updated Product Selector Guide with new options					
Clabal	Updated the Ordering Part Number table					
Global	Updated the Valid Combinations table					
	Removed the Look-ahead Diagram					
Revision A6 (July 19, 2006)						
Global	Reformatted document to new template					
Global	Added reference to 32 Mb CellRAM module					
Revision A7 (April 4, 2008)						
Global	Removed "Advanced Information" status					
General Description	Updated pSRAM Publication Identification Numbers					

### Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

#### Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2004-2008 Spansion Inc. All rights reserved. Spansion®, the Spansion Logo, MirrorBit®, MirrorBit® Eclipse™, ORNAND™, ORNAND2™, HD-SIM™ and combinations thereof, are trademarks of Spansion LLC in the US and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners.