# S71GL032A Based MCPs

Stacked Multi-Chip Product (MCP)
Flash Memory and RAM
32 Megabit (2 M x 16-bit) CMOS 3.0 Volt-only Page Mode Flash
Memory and 16/8/4 Megabit (1M/512K/256K x 16-bit) pSRAM



Data Sheet (Advance Information)

**Notice to Readers:** This document states the current technical specifications regarding the Spansion product(s) described herein. Each product described herein may be designated as Advance Information, Preliminary, or Full Production. See *Notice On Data Sheet Designations* for definitions.



# **Notice On Data Sheet Designations**

Spansion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of Spansion data sheet designations are presented here to highlight their presence and definitions.

### **Advance Information**

The Advance Information designation indicates that Spansion Inc. is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. Spansion Inc. therefore places the following conditions upon Advance Information content:

"This document contains information on one or more products under development at Spansion Inc. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion Inc. reserves the right to change or discontinue work on this proposed product without notice."

### **Preliminary**

The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. Spansion places the following conditions upon Preliminary content:

"This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications."

### Combination

Some data sheets contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document distinguishes these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with the DC Characteristics table and the AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page.

### Full Production (No Designation on Document)

When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or  $V_{IO}$  range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. Spansion Inc. applies the following conditions to documents in this category:

"This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur."

Questions regarding these document designations may be directed to your local sales office.

# S71GL032A Based MCPs

# **Stacked Multi-Chip Product (MCP) Flash Memory and RAM**

32 Megabit (2 M x 16-bit) CMOS 3.0 Volt-only Page Mode Flash Memory and 16/8/4 Megabit (1M/512K/256K x 16-bit) pSRAM

Data Sheet (Advance Information)



### **Features**

- Power supply voltage of 2.7 V to 3.1 V
- High performance
  - 100 ns (100 ns Flash, 70 ns pSRAM/SRAM)

- Packages
  - 7 x 9 x 1.2 mm 56 ball FBGA
- Operating Temperature
  - -25°C to +85°C

# **General Description**

The S71GL series is a product line of stacked Multi-Chip Product (MCP) packages and consists of:

- One S29GL032A Flash memory die
- **■** pSRAM or SRAM

The products covered by this document are listed in the table below:

		Flash Memory Density	
		32Mb	
(p)SRAM Density	4 Mb	S71GL032A40	
	8 Mb	S71GL032A80/S71GL032A08	
	16 Mb	S71GL032AA0	

For detailed specifications, please refer to the individual data sheets:

Document	Publication Identification Number (PID)
S29GL-A MirrorBit™ Flash Family Data Sheet	S29GL-A_00
4 Mb pSRAM Type 4	pSRAM_18
4/8 Mb SRAM Type 1	SRAM_02
pSRAM Type 1	pSRAM_12
16 Mb pSRAM Type 7	pSRAM_13

### Note

8M pSRAM Type 4 is identical to pSRAM Type 1, which is the publication pSRAM\_12.




# 1. Product Selector Guide

# 1.1 32 Mb Flash Memory

Device-Model#	(p)SRAM density	Boot Option (Discrete Model#)	pSRAM type	Package
S71GL032A40-0B	4 M pSRAM	Bottom (W4)	nCDAM4	- TLC056
S71GL032A40-0F	4 IVI PORAIVI	Top (W3)	pSRAM4	
S71GL032A08-0B	8 M SRAM	Bottom (W4)	- SRAM1	
S71GL032A08-0F	O IVI SHAIVI	Top (W3)		
S71GL032A80-0K	O M =CDAM	Bottom (W4)	pSRAM4	
S71GL032A80-0P	8 M pSRAM	Top (W3)		
S71GL032AA0-0U	16 M »CDAM	Bottom (W4)	ODANA7	
S71GL032AA0-0Z	16 M pSRAM	Top (W3)	pSRAM7	

# 2. MCP Block Diagram







# 3. Connection Diagram (S71GL032A)

# **56-ball Fine-Pitch Ball Grid Array** (Top View, Balls Facing Down)

А3 A4 A5 Α6 WP/ACC WE# LB# Α7 Α8 A11 B2 В3 B4 **B**5 В7 B8 В6 UB# RST#f CE2s A15 C4 C2 C5 C6 C7 СЗ C8 /





G2 G3 G4 G7 G6 VCCf VCCs CE1#s DQ0 DQ10 DQ12 DQ7 H2 НЗ H4 H5 ) Н6 H7 DQ8 DQ2 RFU

# Density Specific (Note 1) Flash only RAM only Reserved for Future Use Shared

RFU

D8 ]

RFU

VSS

### Note:

May be shared depending on density.


MCP	Flash-only Addresses	Shared Addresses
S71GL032AA0	A20	A19-A0
S71GL032A80	A20-A19	A18-A0
S71GL032A08	A20-A19	A18-A0
S71GL032A40	A20-A18	A17-A0



# 4. Pin Description

A20-A0 21 Address Inputs (Common and Flash only) DQ15-DQ0 16 Data Inputs/Outputs (Common) Chip Enable (Flash) CE#f CE#ps Chip Enable 1 (pSRAM) OE# Output Enable (Common) WE# Write Enable (Common) RY/BY# Ready/Busy Output (Flash 1) UB# Upper Byte Control (pSRAM/SRAM) LB# Lower Byte Control (pSRAM/SRAM) RESET# Hardware Reset Pin, Active Low (Flash) WP#/ACC Hardware Write Protect/Acceleration Pin (Flash) Flash 3.0 volt-only single power supply (see Product Selector Guide for speed options and voltage  $V_{CC}f$ supply tolerances) pSRAM/SRAM Power Supply  $V_{CC}ps$  $\rm V_{\rm SS}$ Device Ground (Common) Pin Not Connected Internally


# 5. Logic Symbol





# 6. Ordering Information

The order number is formed by a valid combinations of the following:



S71GL Multi-chip Product (MCP) 3.0-volt Page Mode Flash Memory and RAM

### 6.1 Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.



S71GL032A Valid Combinations				(p)SRAM			
Base Ordering Part Number	Package & Temperature	Package Modifier/ Model Number	Packing Type	Speed Options (ns)/Boot Sector Option	Type/Access Time (ns)	Package Marking	
S71GL032A40		0B		100 / Bottom Boot Sector	pSRAM4/ 70		
S71GL032A40	BAW	0F		100 / Top Boot Sector	pshalvi4/70		
S71GL032A08	BAVV	0B		100 / Bottom Boot Sector	SRAM1 / 70		
S71GL032A08		0F		100 / Top Boot Sector	SRAWII / 70		
S71GL032A40		0B		100 / Bottom Boot Sector	~CDAM4/70		
S71GL032A40	BFW	0F		100 / Top Boot Sector	pSRAM4/ 70		
S71GL032A08			0B		100 / Bottom Boot Sector	SRAM1 / 70	
S71GL032A08		0F	0.0.0 (N-+-)	100 / Top Boot Sector	SHAWII / /U	TLC056	
S71GL032A80	BAW	0K	0, 2, 3 (Note )	100 / Bottom Boot Sector	- ODAMA/ 70	1LC056	
S71GL032A80		0P		100 / Top Boot Sector	pSRAM4/ 70		
S71GL032AA0		0U		100 / Bottom Boot Sector	- ODAMZ/ 70		
S71GL032AA0		0Z		100 / Top Boot Sector	pSRAM7/ 70		
S71GL032A80	DEW	0K		100 / Bottom Boot Sector	- ODAM4/70		
S71GL032A80		0P		100 / Top Boot Sector	pSRAM4/ 70		
S71GL032AA0	BFW	0U		100 / Bottom Boot Sector	~CDAM7/70		
S71GL032AA0		0Z		100 / Top Boot Sector	pSRAM7/70		


### Note:

Type 0 is standard. Specify other options as required.



# 7. Physical Dimensions

Figure 7.1 TLC056—56-ball Fine-Pitch Ball Grid Array (FBGA) 7 x 9 mm Package



PACKAGE	TLC 056			
JEDEC	N/A			
DxE	9.00 mm x 7.00 mm PACKAGE		mm	
SYMBOL	MIN	NOM	MAX	NOTE
Α			1.20	PROFILE
A1	0.20			BALL HEIGHT
A2	0.81		0.97	BODY THICKNESS
D	9.00 BSC.			BODY SIZE
E	7.00 BSC.			BODY SIZE
D1	5.60 BSC.			MATRIX FOOTPRINT
E1	5.60 BSC.			MATRIX FOOTPRINT
MD	8			MATRIX SIZE D DIRECTION
ME	8			MATRIX SIZE E DIRECTION
n	56			BALL COUNT
φb	0.35	0.40	0.45	BALL DIAMETER
eЕ	0.80 BSC.			BALL PITCH
eD	0.80 BSC			BALL PITCH
SD / SE	0.40 BSC.			SOLDER BALL PLACEMENT
	A1.A8.D4.D5.E4.E5.H1.H8		i,H1,H8	DEPOPULATED SOLDER BALLS

### NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- 4. B REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.
  - SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.
  - $\ensuremath{\text{n}}$  IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER
  - BALL IN THE OUTER ROW.

    WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.
  - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE =  $\boxed{e/2}$
- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- 9. N/A

1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

3348 \ 16-038.22



# 8. Revision History

Section	Description
Revision A (August 5, 2005)	
	Initial release
Revision A1 (September 30, 2005)	
Global	Changed PL to GL in one line of the data sheet.
Global	Updated the flash module.
Revision A2 (March 21, 2006)	
	Added following MCPs: S71GL032J80-0K/0P and S71GL032JA0-0U/0Z
Global	Included references to discrete model# W3 & W4 to explicitly map the MCP boot types and voltage ranges to the exact specifications
	Removed Industrial temperature from the part# offerings
	Modularized MCP and added cross-reference table to relevant documents
Revision A3 (August 3, 2006)	
Valid Combinations Table	OPNs of pSRAM type 7 corrected to 0U/0Z

### Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

### Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2005-2006 Spansion Inc. All Rights Reserved. Spansion, the Spansion logo, MirrorBit, ORNAND, HD-SIM, and combinations thereof are trademarks of Spansion Inc. Other names are for informational purposes only and may be trademarks of their respective owners.