


## 32- or 64-Mbit (2 or 4 Mbits x 16, multiple bank, burst) flash memory and 8-Mbit (512 Kbit x16) or 16-Mbit (1 Mbit x 16) PSRAM MCP

### Features

- Multichip package
  - 1 die of 32 or 64 Mbits (2 or 4 Mbits x 16) flash memory
  - 1 die of 8 Mbits (512 Kbits x 16) or 16 Mbits (1 Mbit x 16) PSRAM
- Supply voltage
  - $V_{DDF} = V_{DDQ} = V_{DDP} = 1.7\text{ V to }1.95\text{ V}$
- Electronic signature
  - Manufacturer code: 20h
  - Device codes (32-Mbit flash device)
    - Top - M36W0R5030T7 and M36W0R5040T7: 8814h
    - Bottom - M36W0R5030B7 and M36W0R5040B7: 8815h
  - Device codes (8-Mbit flash devices)
    - Top - M36W0R6040T7: 8810h
    - Bottom - M36W0R6040B7: 8811h
- Density and Packaging:
  - RoHS compliant

### Flash memory

- Programming time
  - 10  $\mu\text{s}$  by word typical for fast factory program
  - Double/quadruple word program option
- Memory blocks
  - Multiple bank memory array: 4-Mbit banks
  - Parameter blocks (top or bottom location)
- Synchronous/asynchronous read
  - Synchronous burst read mode: 66 MHz
  - Asynchronous page read mode
  - Random access times: 70 ns
- Synchronous burst read suspend
- Dual operations
  - Program erase in 1 bank, read in others
  - No delay between read and write operations



- Block locking
  - All blocks locked at power-up
  - Any combination of blocks can be locked
  - $\overline{WP}$  for block lock-down
- Security
  - 128-bit user programmable OTP cells
  - 64-bit unique device number
- Common flash interface (CFI)
- 100,000 program/erase cycles per block

### PSRAM

- Access time: 60 ns
- Low standby current: 70  $\mu\text{A}$
- Deep power-down current: 10  $\mu\text{A}$

**Table 1. Device summary**

M36W0Rx0x0x7	
M36W0R5030T7	M36W0R5030B7
M36W0R5040T7	M36W0R5040B7
M36W0R6040T7	M36W0R6040B7

# Contents

<b>1</b>	<b>Description</b> .....	<b>6</b>
<b>2</b>	<b>Signal descriptions</b> .....	<b>10</b>
2.1	Address inputs (A0-A21) .....	10
2.2	Data input/output (DQ0-DQ15) .....	10
2.3	Flash Chip Enable ( $\overline{E}_F$ ) .....	10
2.4	Flash Output Enable ( $\overline{G}_F$ ) .....	10
2.5	Flash Write Enable ( $\overline{W}_F$ ) .....	10
2.6	Flash Write Protect ( $\overline{WP}_F$ ) .....	11
2.7	Flash Reset ( $\overline{RP}_F$ ) .....	11
2.8	Flash Latch Enable ( $\overline{L}_F$ ) .....	11
2.9	Flash Clock ( $K_F$ ) .....	11
2.10	Flash Wait ( $WAIT_F$ ) .....	11
2.11	PSRAM Chip Enable ( $\overline{E}_P$ ) .....	11
2.12	PSRAM Output Enable ( $\overline{G}_P$ ) .....	12
2.13	PSRAM Write Enable ( $\overline{W}_P$ ) .....	12
2.14	PSRAM Upper Byte Enable ( $\overline{UB}_P$ ) .....	12
2.15	PSRAM Lower Byte Enable ( $\overline{LB}_P$ ) .....	12
2.16	$V_{DDF}$ supply voltage .....	12
2.17	$V_{DDP}$ supply voltage .....	12
2.18	$V_{DDQ}$ supply voltage .....	12
2.19	$V_{PPF}$ program supply voltage .....	13
2.20	$V_{SS}$ ground .....	13
<b>3</b>	<b>Functional description</b> .....	<b>14</b>
<b>4</b>	<b>Maximum ratings</b> .....	<b>17</b>
<b>5</b>	<b>DC and AC parameters</b> .....	<b>18</b>
<b>6</b>	<b>Package mechanical</b> .....	<b>20</b>
<b>7</b>	<b>Part numbering</b> .....	<b>22</b>

---

<b>8</b>	<b>Revision history</b> .....	<b>23</b>
----------	-------------------------------	-----------

## List of tables

Table 1.	Device summary . . . . .	1
Table 2.	Signal names . . . . .	8
Table 3.	Main operating modes . . . . .	16
Table 4.	Absolute maximum ratings . . . . .	17
Table 5.	Operating and AC measurement conditions . . . . .	18
Table 6.	Device capacitance . . . . .	19
Table 7.	Stacked TFBGA88 8 x 10 mm - 8 x 10 ball array, 0.8 mm pitch, package mechanical data . . . . .	21
Table 8.	Ordering information scheme . . . . .	22
Table 9.	Document revision history . . . . .	23

## List of figures

Figure 1.	Logic diagram . . . . .	7
Figure 2.	TFBGA connections (top view through package) . . . . .	9
Figure 3.	Functional block diagram . . . . .	15
Figure 4.	AC measurement I/O waveform . . . . .	18
Figure 5.	AC measurement load circuit . . . . .	19
Figure 6.	Stacked TFBGA88 8 x 10 mm - 8 x 10 active ball array, 0.8 mm pitch, package outline . .	20

# 1 Description

The M36W0R5030x7, M36W0R5040x7, and M36W0R6040x7 combine two memory devices in a multichip package:


- a 32- or 64-Mbit, multiple bank flash memory, the M58WR032KT/B or M58WR064KT/B, respectively.
- a 8- or 16-Mbit PSRAM, the M69KB012AB or M69KB024AB, respectively.

Recommended operating conditions do not allow more than one memory to be active at the same time.

The purpose of this document is to describe how the two memory components operate with respect to each other. It must be read in conjunction with the datasheets of the M58WR032KT/B or M58WR064KT/B, and M69KB012AB or M69KB024AB, respectively, which fully detail all the specifications required to operate the flash memory and PSRAM components.

The memory is offered in a stacked TFBGA88 (8 x 10 mm, 8 x 10 ball array, 0.8 mm pitch) package, and is supplied with all the bits erased (set to '1').

Figure 1. Logic diagram



1. Amax is equal to A20 in the M36W0R50x0x7 and A21 in the M36W0R6040x7.


**Table 2. Signal names<sup>(1)</sup>**

Name	Function
A0-A18	Common address inputs
DQ0-DQ15	Common data input/output
V <sub>DDF</sub>	Flash Memory power supply
V <sub>DDQ</sub>	Common flash and PSRAM power supply for I/O buffers
V <sub>PPF</sub>	Common flash optional supply voltage for fast program and erase
V <sub>SS</sub>	Ground
V <sub>CCP</sub>	PSRAM power supply
NC	Not connected internally
DU	Do not use as internally connected
<b>Flash memory control functions</b>	
A19-A20, A20, or A20-A21 <sup>(2)</sup>	Address inputs for the flash memory only
$\overline{E}_F$	Chip Enable input
$\overline{G}_F$	Output Enable input
$\overline{L}_F$	Latch Enable input
K <sub>F</sub>	Burst Clock
WAIT <sub>F</sub>	Wait data in burst mode
$\overline{W}_F$	Write Enable input
$\overline{R}_P_F$	Reset input
$\overline{W}_P_F$	Write Protect input
<b>PSRAM control functions</b>	
$\overline{E}_P$	Chip Enable input
$\overline{G}_P$	Output Enable input
$\overline{W}_P$	Write Enable input
$\overline{U}_B_P$	Upper Byte Enable input
$\overline{L}_B_P$	Lower Byte Enable input

1. A0-A18 (in the case of an 8-Mbit PSRAM) or A0-A19 (in the case of a 16-Mbit PSRAM) are common to the flash memory and the PSRAM.
2. A19-A20 for the M36W0R5030x7, A20 for the M36W0R5040x7, and A20-A21 for the M36W0R6040x7.



Figure 2. TFBGA connections (top view through package)



## 2 Signal descriptions

See [Figure 1: Logic diagram](#) and [Table 2: Signal names](#) for a brief overview of the signals connected to this device.

### 2.1 Address inputs (A0-A21)

Addresses A0-A18 are common inputs for the flash memory and PSRAM components. The address inputs select the cells in the memory array to access during bus read operations. During bus write operations they control the commands sent to the command interface of the flash memory program/erase controller, and they select the cells to access in the PSRAM.

Addresses A19-A20 (for the M36W0R5030x7), A20 (for the M36W0R5040x7), and A20-A21 (for the M36W0R6040x7) are inputs for the flash memory component only. The flash memory is accessed through the Chip Enable signals ( $\overline{E}_F$ ) and through the Write Enable ( $\overline{W}_F$ ) signal.

### 2.2 Data input/output (DQ0-DQ15)

For the flash memory, the data I/O outputs the data stored at the selected address during a bus read operation or inputs a command or the data to be programmed during a write bus operation.

For the PSRAM, the upper byte data inputs/outputs carry the data to or from the upper part of the selected address during a write or read operation, when upper byte enable ( $\overline{UB}_P$ ) is driven Low.

Likewise, the lower byte data inputs/outputs carry the data to or from the lower part of the selected address during a write or read operation, when Lower Byte Enable ( $\overline{LB}_P$ ) is driven Low.

### 2.3 Flash Chip Enable ( $\overline{E}_F$ )

The Chip Enable inputs activate the memory control logics, input buffers, decoders and sense amplifiers. When Chip Enable is Low,  $V_{IL}$ , and Reset is High,  $V_{IH}$ , the device is in active mode. When Chip Enable is at  $V_{IH}$  the flash memory is deselected, the outputs are high impedance and the power consumption is reduced to the standby level.

### 2.4 Flash Output Enable ( $\overline{G}_F$ )

The Output Enable pins control data outputs during flash memory bus read operations.

### 2.5 Flash Write Enable ( $\overline{W}_F$ )

The Write Enable controls the bus write operation of the flash memories' command interface. The data and address inputs are latched on the rising edge of Chip Enable or Write Enable, whichever occurs first.

## 2.6 Flash Write Protect ( $\overline{WP}_F$ )

Write Protect is an input that gives an additional hardware protection for each block. When Write Protect is Low,  $V_{IL}$ , lock-down is enabled and the protection status of the locked-down blocks cannot be changed. When Write Protect is at High,  $V_{IH}$ , lock-down is disabled and the locked-down blocks can be locked or unlocked (refer to the lock status table in M58WR032KT/B and M58WR064KT/B datasheet).

## 2.7 Flash Reset ( $\overline{RP}_F$ )

The Reset input provides a hardware reset of the memory. When Reset is at  $V_{IL}$ , the memory is in reset mode: the outputs are high impedance and the current consumption is reduced to the Reset supply current  $I_{DD2}$ . Refer to the M58WR032KT/B or M58WR064KT/B datasheet for the value of  $I_{DD2}$ . After Reset all blocks are in the locked state and the configuration register is reset. When Reset is at  $V_{IH}$ , the device is in normal operation. Upon exiting reset mode the device enters asynchronous read mode, but a negative transition of Chip Enable or Latch Enable is required to ensure valid data outputs.

The Reset pin can be interfaced with 3 V logic without any additional circuitry. It can be tied to  $V_{RPH}$  (refer to the M58WR032KT/B or M58WR064KT/B datasheet).

## 2.8 Flash Latch Enable ( $\overline{L}_F$ )

Latch Enable latches the address bits on its rising edge. The address latch is transparent when Latch Enable is Low,  $V_{IL}$ , and it is inhibited when Latch Enable is High,  $V_{IH}$ . Latch Enable can be kept Low (also at board level) when the Latch Enable function is not required or supported.

## 2.9 Flash Clock ( $K_F$ )

The Clock input synchronizes the flash memory to the microcontroller during synchronous read operations; the address is latched on a Clock edge (rising or falling, according to the configuration settings) when Latch Enable is at  $V_{IL}$ . Clock is 'don't care' during asynchronous read and in write operations.

## 2.10 Flash Wait ( $WAIT_F$ )

WAIT is a flash output signal used during synchronous read to indicate whether the data on the output bus are valid. This output is high impedance when flash Chip Enable is at  $V_{IH}$  or flash Reset is at  $V_{IL}$ . It can be configured to be active during the wait cycle or one clock cycle in advance. The  $WAIT_F$  signal is not gated by Output Enable.

## 2.11 PSRAM Chip Enable ( $\overline{E}_P$ )

When asserted (Low), the Chip Enable,  $\overline{E}_P$ , activates the memory state machine, address buffers and decoders, allowing read and write operations to be performed. When de-asserted (High), all other pins are ignored and the device is automatically put in low-power standby mode.

**2.12 PSRAM Output Enable ( $\overline{G}_P$ )**

The Output Enable,  $\overline{G}_P$ , provides a high speed tri-state control, allowing fast read/write cycles to be achieved with the common I/O data bus.

**2.13 PSRAM Write Enable ( $\overline{W}_P$ )**

The Write Enable,  $\overline{W}_P$ , controls the bus write operation of the memory.

**2.14 PSRAM Upper Byte Enable ( $\overline{UB}_P$ )**

The Upper Byte Enable,  $\overline{UB}_P$ , gates the data on the upper byte data inputs/outputs (DQ8-DQ15) to or from the upper part of the selected address during a write or read operation.

**2.15 PSRAM Lower Byte Enable ( $\overline{LB}_P$ )**

The Lower Byte Enable,  $\overline{LB}_P$ , gates the data on the lower byte data inputs/outputs (DQ0-DQ7) to or from the lower part of the selected address during a write or read operation.

**2.16  $V_{DDF}$  supply voltage**

$V_{DDF}$  provides the power supply to the internal core of the flash memory component. It is the main power supplies for all flash memory operations (read, program, and erase).

**2.17  $V_{DDP}$  supply voltage**

The  $V_{DDP}$  supply voltage supplies the power for all operations (read or write) and for driving the refresh logic, even when the device is not being accessed.

**2.18  $V_{DDQ}$  supply voltage**

$V_{DDQ}$  provides the power supply for the flash memory and PSRAM I/O pins. This allows all outputs to be powered independently of the flash memory and PSRAM core power supplies:  $V_{DDF}$  and  $V_{DDP}$ , respectively.

## 2.19 $V_{PPF}$ program supply voltage

$V_{PPF}$  is both a flash memory control input and a flash memory power supply pin. The two functions are selected by the voltage range applied to the pin.

If  $V_{PPF}$  is kept in a low voltage range (0 V to  $V_{DDQ}$ )  $V_{PPF}$  is seen as a control input. In this case a voltage lower than  $V_{PPLKF}$  provides absolute protection against program or erase, while  $V_{PPF} > V_{PP1F}$  enables these functions (see the M58WR032KT/B and M58WR064KT/B datasheet for the relevant values).  $V_{PPF}$  is only sampled at the beginning of a program or erase; a change in its value after the operation has started does not have any effect and program or erase operations continue.

If  $V_{PPF}$  is in the range of  $V_{PPHF}$  it acts as a power supply pin. In this condition  $V_{PPF}$  must be stable until the program/erase algorithm is completed.

## 2.20 $V_{SS}$ ground

$V_{SS}$  is the common ground reference for all voltage measurements in the flash (core and I/O buffers) and PSRAM chips.


*Note: Each flash memory device in a system should have its supply voltage ( $V_{DDF}$ ) and the program supply voltage  $V_{PPF}$  decoupled with a 0.1  $\mu$ F ceramic capacitor close to the pin (high-frequency, inherently-low inductance capacitors should be as close as possible to the package). See [Figure 5: AC measurement load circuit](#). The PCB track widths should be sufficient to carry the required  $V_{PPF}$  program and erase currents.*

### 3 Functional description

The flash memory and PSRAM components have separate power supplies but share the same grounds. They are distinguished by two Chip Enable inputs:  $\overline{E}_F$  for the flash memory and  $\overline{E}_P$  for the PSRAM.

Recommended operating conditions do not allow more than one device to be active at a time. The most common example is simultaneous read operations on the flash memory and the PSRAM which would result in a data bus contention. Therefore, it is recommended to put the other devices in the high impedance state when reading the selected device.

Figure 3. Functional block diagram



1. Address inputs corresponding to the M36W0R5030x7 devices.
2. Address inputs corresponding to the M36W0R5040x7 devices.
3. Address inputs corresponding to the M36W0R6040x7 devices.

**Table 3. Main operating modes<sup>(1)</sup>**

Operation	$\bar{E}_F$	$\bar{G}_F$	$\bar{W}_F$	$\bar{L}$	$\bar{R}P_F$	WAIT <sup>(2)</sup>	$\bar{E}_P$	$\bar{G}_P$	$\bar{W}_P$	$\bar{U}B_P$	$\bar{L}B_P$	DQ15-DQ0
Flash read	$V_{IL}$	$V_{IL}$	$V_{IH}$	$V_{IL}^{(3)}$	$V_{IH}$		PSRAM must be disabled					Flash data out
Flash write	$V_{IL}$	$V_{IH}$	$V_{IL}$	$V_{IL}^{(3)}$	$V_{IH}$							Flash data in
Flash address latch	$V_{IL}$	X	$V_{IH}$	$V_{IL}$	$V_{IH}$							Flash data out or Hi-Z <sup>(4)</sup>
Flash output disable	$V_{IL}$	$V_{IH}$	$V_{IH}$	X	$V_{IH}$							Flash Hi-Z
Flash standby	$V_{IH}$	X	X	X	$V_{IH}$	Hi-Z	Any PSRAM mode is allowed					Flash Hi-Z
Flash reset	X	X	X	X	$V_{IL}$	Hi-Z						Flash Hi-Z
PSRAM read	Flash memory must be disabled						$V_{IL}$	$V_{IL}$	$V_{IH}$	$V_{IL}$	$V_{IL}$	PSRAM data out
PSRAM write	Flash memory must be disabled						$V_{IL}$	X	$V_{IL}$	$V_{IL}$	$V_{IL}$	PSRAM data in
PSRAM standby	Any flash mode is allowed.						$V_{IH}$	X	X	X	X	PSRAM Hi-Z
PSRAM deep power-down	Any flash mode is allowed.						$V_{IH}$	X	X	X	X	PSRAM Hi-Z

1. X = 'don't care'.

2. WAIT signal polarity is configured using the Set Configuration Register command. Refer to M58WR032KT/B and M58WR064KT/B datasheet for details.

3.  $\bar{L}$  can be tied to  $V_{IH}$  if the valid address has been previously latched.

4. Depends on  $\bar{G}_F$ .



## 4 Maximum ratings

Stressing the device above the rating listed in [Table 4: Absolute maximum ratings](#) may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Table 4. Absolute maximum ratings**

Symbol	Parameter	Value		Unit
		Min	Max	
$T_A$	Ambient operating temperature	-40	85	°C
$T_{BIAS}$	Temperature under bias	-40	125	°C
$T_{STG}$	Storage temperature	-55	125	°C
$V_{IO}$	Input or output voltage	-0.5	3.3	V
$V_{DDF}$	Flash memory core supply voltage	-0.2	2.45	V
$V_{DDQ}$	Input/output supply voltage	-0.2	2.45	V
$V_{DDP}$	PSRAM supply voltage	-0.5	3.3	V
$V_{PPF}$	Flash memory program voltage	-0.2	10	V
$I_O$	Output short circuit current		100	mA
$t_{VPPFH}$	Time for $V_{PPF}$ at $V_{PPFH}$		100	hours

## 5 DC and AC parameters

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics tables in this section are derived from tests performed under the measurement conditions summarized in [Table 5](#). Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

**Table 5. Operating and AC measurement conditions**

Parameter	Flash memory		PSRAM		Unit
	Min	Max	Min	Max	
$V_{DDF}$ supply voltage	1.7	1.95	–	–	V
$V_{DDP}$ supply voltage	–	–	1.7	1.95	V
$V_{DDQ}$ supply voltage	1.7	1.95	–	–	V
$V_{PPF}$ supply voltage (factory environment)	8.5	9.5	–	–	V
$V_{PPF}$ supply voltage (application environment)	–0.4	$V_{DDQ} + 0.4$	–	–	V
Ambient operating temperature	–40	85	–40	85	°C
Load capacitance ( $C_L$ )	30		50		pF
Input rise and fall times	5			2	ns
Input pulse voltages	0 to $V_{DDQ}$		0 to $V_{DDP}$		V
Input and output timing ref. voltages	$V_{DDQ}/2$		$V_{DDP}/2$		V

**Figure 4. AC measurement I/O waveform**





Figure 5. AC measurement load circuit

Table 6. Device capacitance<sup>(1)</sup>

Symbol	Parameter	Test condition	Min	Max	Unit
$C_{IN}$	Input capacitance	$V_{IN} = 0\text{ V}$		12	pF
$C_{OUT}$	Output capacitance	$V_{OUT} = 0\text{ V}$		15	pF

1. Sampled only, not 100% tested.


Please refer to the M58WR032KT/B and M58WR064KT/B and M69KB012AB or M69KB024AB datasheets for further DC and AC characteristics values and illustrations.

## 6 Package mechanical

To meet environmental requirements, Numonyx offers the M36W0R50x0x7 and M36W0R6040x7 in RoHS compliant packages, which have a lead-free second-level interconnect. In compliance with JEDEC standard JESD97, the category of second-level interconnect is marked on the package and on the inner box label. The maximum ratings related to soldering conditions are also marked on the inner box label.

*Note:* RoHS compliant specifications are available at [www.numonyx.com](http://www.numonyx.com).

**Figure 6. Stacked TFBGA88 8 x 10 mm - 8 x 10 active ball array, 0.8 mm pitch, package outline**



1. Drawing is not to scale.

**Table 7. Stacked TFBGA88 8 x 10 mm - 8 x 10 ball array, 0.8 mm pitch, package mechanical data**

Symbol	Millimeters			Inches		
	Typ	Min	Max	Typ	Min	Max
A			1.200			0.0472
A1		0.200			0.0079	
A2	0.850			0.0335		
b	0.350	0.300	0.400	0.0138	0.0118	0.0157
D	8.000	7.900	8.100	0.3150	0.3110	0.3189
D1	5.600			0.2205		
ddd			0.100			0.0039
E	10.000	9.900	10.100	0.3937	0.3898	0.3976
E1	7.200			0.2835		
E2	8.800			0.3465		
e	0.800	–	–	0.0315	–	–
FD	1.200			0.0472		
FE	1.400			0.0551		
FE1	0.600			0.0236		
SD	0.400			0.0157		
SE	0.400			0.0157		

## 7 Part numbering

Table 8. Ordering information scheme

Example:	M	36	W	0	R	6	0	4	0	T	7	Z	A	Q	E
<b>Device type</b>															
M36 = multichip package (multiple flash + RAM)															
<b>Flash 1 architecture</b>															
W = multiple bank, burst mode															
<b>Flash 2 architecture</b>															
0 = none present															
<b>Operating voltage</b>															
R = $V_{DDF} = V_{DDQ} = V_{CCP} = 1.7 \text{ V to } 1.95 \text{ V}$															
<b>Flash 1 density</b>															
5 = 32-Mbit															
6 = 64-Mbit															
<b>Flash 2 density</b>															
0 = none present															
<b>RAM 1 density</b>															
3 = 8-Mbit															
4 = 16-Mbit															
<b>RAM 0 density</b>															
0 = none present															
<b>Parameter blocks location</b>															
T = top boot block flash															
B = bottom boot block flash															
<b>Product version</b>															
7 = 65 nm flash technology, 70 ns; 0.125 $\mu$ m RAM															
<b>Package</b>															
ZAQ = stacked TFBGA88 8 x 10 mm - 8 x 10 active ball array, 0.8 mm pitch															
<b>Option</b>															
E = RoHS compliant package, standard packing															
F = RoHS compliant package, tape and reel packing															

Devices are shipped from the factory with the memory content bits erased to '1'. For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact the Numonyx sales office nearest to you.

## 8 Revision history

Table 9. Document revision history

Date	Version	Revision Details
30-Jun-2008	1	Initial release.
29-Sep-2008	2	Change from T=-30°C to T=-40°C.
31-Mar-2009	3	Replaced references to ECOPACK with RoHS compliant. Changed footnote 1 in figure1.

**Please Read Carefully:**

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH NUMONYX™ PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN NUMONYX'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NUMONYX ASSUMES NO LIABILITY WHATSOEVER, AND NUMONYX DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF NUMONYX PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Numonyx products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Numonyx may make changes to specifications and product descriptions at any time, without notice.

Numonyx, B.V. may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Numonyx reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Contact your local Numonyx sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Numonyx literature may be obtained by visiting Numonyx's website at <http://www.numonyx.com>.

Numonyx StrataFlash is a trademark or registered trademark of Numonyx or its subsidiaries in the United States and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 11/5/7, Numonyx, B.V., All Rights Reserved.