# **S71WS-P based MCP Products**

1.8 Volt-only x16 Simultaneous Read/Write, Burst Mode Flash Memory with CellularRAM

Data Sheet



**Notice to Readers:** This document states the current technical specifications regarding the Spansion product(s) described herein. Each product described herein may be designated as Advance Information, Preliminary, or Full Production. See *Notice On Data Sheet Designations* for definitions.



#### **Notice On Data Sheet Designations**

Spansion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of Spansion data sheet designations are presented here to highlight their presence and definitions.

#### Advance Information

The Advance Information designation indicates that Spansion Inc. is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. Spansion Inc. therefore places the following conditions upon Advance Information content:

"This document contains information on one or more products under development at Spansion Inc. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion Inc. reserves the right to change or discontinue work on this proposed product without notice."

#### Preliminary

The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. Spansion places the following conditions upon Preliminary content:

"This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications."

#### Combination

Some data sheets contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document distinguishes these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with the DC Characteristics table and the AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page.

#### **Full Production (No Designation on Document)**

When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or  $V_{IO}$  range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. Spansion Inc. applies the following conditions to documents in this category:

"This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur."

Questions regarding these document designations may be directed to your local sales office.

# **S71WS-P based MCP Products**

## 1.8 Volt-only x16 Simultaneous Read/Write, Burst Mode Flash Memory with CellularRAM

#### Data Sheet

### **Features**

- Power supply voltage of 1.7 to 1.95V
- Flash access time: 80 ns, 20 ns
- Flash burst frequencies: 66 MHz, 80 MHz, 104 MHz
- pSRAM Access time: 70 ns, 20 ns

- pSRAM burst frequency: 66 MHz, 80 MHz, 104 MHz
- Package:
- 8.0 x 11.6 mm MCP
- Operating Temperature
- –25°C to +85°C (wireless)

The S71WS series is a product line of stacked packages and consists of:

- One or two S29WS-P NOR flash memory die
- CellularRAM die

The products covered by this document are listed in the table below.

	CellularRAM Density (Mb)					
Device	32 Mb	64 Mb	128 Mb			
S29WS512P		S71WS512PC0	S71WS512PD0			
S29WS256P		S71WS256PC0	S71WS256PD0			
S29WS128P	S71WS128PB0	S71WS128PC0				

Note:

For a full list of OPNs, please contact the local sales representative or refer to the Ordering Information valid combinations tables.

For detailed specifications, please refer to the individual data sheets.

Document	Publication Identification Number (PID)
S29WS-P	S29WS-P_00
128M/64M CellularRAM Type 2	Cellram_07
32M CellularRAM Type 2	cellularRAM_08
128M CellularRAM Type 3	Cellram_07
128M CellularRAM PN: SWM128D104R1R	CustComspec_00
64M CellularRAM PN: SWM064D133S1R	SWM064D133S1R
32M CellularRAM PN: SWM032D133S1R	SWM032D133S1R






# 1. Product Selector Guide

Device	Model Number	Flash Density (Mb)	CellularRAM Density (Mb)	Flash Speed (MHz)	CellularRAM Speed (MHz)	CellularRAM Supplier	Package	
S71WS512PD0HF3	HL			104				
S71WS512PD0HF3	SL			104		Type 2		
S71WS512PD0HF3	SR				80			
S71WS512PD0HF3	TL			104		Туре 3		
S71WS512PD0HF3	TR		128	80				
S71WS512PD0HH3	YL		120	104				
S71WS512PD0HH3	YR			80		Type 5		
S71WS512PD0HH3	YV	512		66				
S71WS512PD0HH3	SL			104				
S71WS512PD0HH3	SR			80				
S71WS512PC0HF3	SL			104				
S71WS512PC0HF3	SR			80				
S71WS512PC0HF3	SV		64	66				
S71WS512PC0HF3	S2			54		Turo 0		
S71WS512PC0HF3	SW			Asynchronous		Type 2		
S71WS256PD0HF3	HL			104				
S71WS256PD0HF3	HR			80				
S71WS256PD0HF3	SL			104				
S71WS256PD0HF3	SR			80				
S71WS256PD0HF3	SV			66				
S71WS256PD0HF3	TR	-		80		Туре 3		
S71WS256PD0HH3	YL	-	128	104			84 ball MCP 8x11.6x1.2 mm	
S71WS256PD0HH3	YR			80		Type 5		
S71WS256PD0HH3	YV			66				
S71WS256PD0HH3	SL	-		104	104	Туре 2		
S71WS256PD0HH3	SR	256		80				
S71WS256PD0HH3	SV			66				
S71WS256PC0HH3	SL			104				
S71WS256PC0HH3	SR			80				
S71WS256PC0HH3	SV			66				
S71WS256PC0HH3	YL			104		SWM064D133S1R		
S71WS256PC0HH3	YR			80				
S71WS256PC0HF3	SL			104				
S71WS256PC0HF3	SR			80				
S71WS256PC0HF3	SV		64	66				
S71WS128PC0HF3	SL			104				
S71WS128PC0HF3	SR			80				
S71WS128PC0HF3	SV	-		66				
S71WS128PC0HH3	SL	-		104				
S71WS128PC0HH3	SR	-		80		Type 2		
S71WS128PC0HH3	SV	-		66		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
S71WS128PB0HF3	SL	1		104	1			
S71WS128PB0HF3	SR	128		80	1			
S71WS128PB0HF3	SV			66	1			
S71WS128PB0HF3	SL	1		104	1			
S71WS128PB0HH3	SR	-	32	80	1			
S71WS128PB0HH3 S71WS128PB0HH3	SK	4	32	66	1			
S71WS128PB0HH3 S71WS128PB0HH3	RL	4		104	1			
		4			1	SW/M022D12261D		
S71WS128PB0HH3	RR	4		80	4	SWM032D133S1R		
S71WS128PB0HH3	RV			66				

Downloaded from Elcodis.com electronic components distributor




# 2. MCP Block Diagram





### 3. Connection Diagrams



#### Note

1. V<sub>CC</sub> pins must ramp simultaneously.

MCP	Flash-only Addresses	Shared Addresses
S71WS512PD0	A24-A23	A22-A0
S71WS512PC0	A24-A22	A21-A0
S71WS256PD0	A23	A22-A0
S71WS256PC0	A23-A22	A21-A0
S71WS128PC0	A22	A21-A0
S71WS128PB0	A22-A21	A20-A0

## 3.1 Special Handling Instructions For FBGA Package

Special handling is required for Flash Memory products in FBGA packages.

Flash memory devices in FBGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.

#### 3.2 Look-ahead Ballout for Future Designs

Please refer to the Design-in Scalable Wireless Solutions with Spansion Products application note (publication number: Design\_Scalable\_Wireless\_A0\_E). Contact your local Spansion sales representative for more details.



# 3.3 NOR Flash and pSRAM Input/Output Descriptions


Signal	Description	Flash	pSRAM
Amax-A0	NOR Flash Address inputs	Х	Х
DQ15-DQ0	Flash Data input/output, shared between NOR and ORNAND <sup>™</sup> Flash. DQ0-DQ7 shared for x8 ORNAND	х	х
F-CE#	NOR Flash Chip-enable input #1. Asynchronous relative to CLK for Burst Mode.	Х	
OE#	Output Enable input. Asynchronous relative to CLK for Burst mode.	Х	Х
WE#	Write Enable input.	Х	Х
F-V <sub>CC</sub>	NOR Flash device power supply (1.7 V - 1.95 V).	Х	
F-V <sub>CCQ</sub>	Input/Output Buffer power supply.	Х	
V <sub>SS</sub>	Ground	Х	Х
RFU	Reserved for Future Use. No device internal signal is currently connected to the package connector but there is potential future use for the connector for a signal. It is recommended to not use RFU connectors for PCB routing channels so that the PCB may take advantage of future enhanced features in compatible footprint devices.		
RDY	Flash ready output. Indicates the status of the Burst read. $V_{OL}$ = data valid. The Flash RDY pin is shared with the WAIT pin of the pSRAM.	х	x
CLK	NOR Flash Clock, shared with CLK of burst-mode pSRAM The first rising edge of CLK in conjunction with AVD# low latches the address input and activates burst mode operation. After the initial word is output, subsequent rising edges of CLK increment the internal address counter. CLK should remain low during asynchronous access.	х	x
AVD#	NOR Flash Address Valid input. Shared with AVD# of burst-mode pSRAM. Indicates to device that the valid address is present on the address inputs. $V_{IL}$ = for asynchronous mode, indicates valid address; for burst mode, causes starting address to be latched on rising edge of CLK. $V_{IH}$ = device ignores address inputs	х	x
F-RST#	NOR Flash hardware reset input. $V_{IL}$ = device resets and returns to reading array data	Х	
F-WP#	NOR Flash hardware write protect input. $V_{IL}$ = disables program and erase functions in the four outermost sectors.	х	
F-ACC	NOR Flash accelerated input. At V <sub>HH</sub> , accelerates programming; automatically places device in unlock bypass mode. At V <sub>IL</sub> , disables all program and erase functions. Should be at V <sub>IH</sub> for all other conditions.	х	
R-CE#	Chip-enable input for pSRAM		Х
R-CRE	Control Register Enable (pSRAM). For CellularRAM only.		Х
R-VCC	pSRAM Power Supply		Х
R-UB#	Upper Byte Control (pSRAM)		Х
R-LB#	Lower Byte Control (pSRAM)		х
DNU	Do Not Use. A device internal signal may be connected to the package connector. The connection may be used by Spansion for test or other purposes and is not intended for connection to any host system signal. Any DNU signal related function will be inactive when the signal is at VIL. The signal has an internal pull-down resistor and may be left unconnected in the host system or may be tied to VSS. Do not use these connections for PCB signal routing channels. Do not connect any host system signal to these connections. Note: Some customers prefer being able to tie DNU signals to Vss on the PCB.		

Downloaded from Elcodis.com electronic components distributor



### 4. Ordering Information

The order number is formed by a valid combinations of the following:



S71WS Stacked Products (MCP/PoP) 1.8 V NOR Flash with pSRAM



		Character 14 Description				
Character 12	Character 14	Package Area	Package Ball Count	Raw Ball Size		
	0	7x9 mm	56			
	1	7x9 mm	80			
	2	8x11.6 mm	64			
	3	8x11.6 mm	84			
H or J	4	9x12 mm	84	0.35 mm		
H Of J	5	9x12 mm	115	0.35 mm		
	6	9x12 mm	137			
	7	11x13 mm	84			
	8	11x13 mm	115			
	9	11x13 mm	137			
	A	11x11 mm	112	0.45 mm		
	В	11x11 mm	112	0.50 mm		
	D	12x12 mm	128	0.45 mm		
	F	12x12 mm	128	0.50 mm		
к	G	14x14 mm	152	0.45 mm		
ĸ	н	14x14 mm	152	0.50 mm		
	J	15x15 mm	160	0.45 mm		
	К	15x15 mm	160	0.50 mm		
	L	17x17 mm	192	0.45 mm		
	М	17x17 mm	192	0.50 mm		

#### Table 4.1 Character Position Descriptions

### 4.1 Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

	Valid Combination								
Code Flas	Code Flash	h Process	CellularRAM	IVne /	Model Number Combo	Flash & CellularRAM Packir Speed			
Product Family	Denisty (Mb)	Technology	Density		CellularRAM Type / DYB/PPB		Packing Type		
			B0	HH3	R	L, R, V			
	128		БU	HF3, HH3	S	L, R, V			
			C0	HF3, HH3	S	L, R, V			
		050	C0	HH3	Y	L, R	-		
				HF3, HH3	S	L, R, V			
	256		D0 HF3 HH3 HF3, HH3	1150	Н	L, R			
S71WS	200	Р		Т	R	0.2.2 (Note 1)			
5/1005		512		HH3	Y	L, R, V	0, 2, 3 (Note 1)		
				HF3, HH3	S	L, R, V			
			C0	HF3	S	L, R, V, 2, W			
	512		D0 -	HF3	Н	L			
					т	L, R			
				HH3	Y	L, R, V			
					HF3, HH3	S	L, R		

Notes:

1. Packing Type 0 is standard. Specify other options as required.


2. BGA package marking omits leading S and packing type designator from ordering part number.

Downloaded from Elcodis.com electronic components distributor



### 5. Physical Dimensions

#### 5.1 TSB084— 84-ball Fine Pitch Ball Grid Array (FBGA) 8 x 11.6 mm Package



PACKAGE	TSB 084			
JEDEC	N/A			
D x E	11.60 mm x 8.00 mm PACKAGE			
SYMBOL	MIN	NOM	MAX	NOTE
A			1.20	PROFILE
A1	0.17			BALL HEIGHT
A2	0.81		0.97	BODY THICKNESS
D		11.60 BSC.		BODY SIZE
E		8.00 BSC.		BODY SIZE
D1	8.80 BSC.			MATRIX FOOTPRINT
E1	7.20 BSC.			MATRIX FOOTPRINT
MD	12			MATRIX SIZE D DIRECTION
ME	10			MATRIX SIZE E DIRECTION
n		84		BALL COUNT
φb	0.35	0.40	0.45	BALL DIAMETER
eE		0.80 BSC		BALL PITCH
eD	0.80 BSC			BALL PITCH
SD / SE	0.40 BSC			SOLDER BALL PLACEMENT
	A2,A3,A4,A5,A6,A7,A8,A9 B1,B10,C1,C10,D1,D10 E1,E10,F1,F10,G1,G10 H1,H10,J1,J10,K1,K10,L1,L10 M2,M3,M4,M5,M6,M7,M8,M9			DEPOPULATED SOLDER BALLS

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.
- SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.
- n IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.
  - WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.
  - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE =  $\boxed{e/2}$
- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.


9. N/A

A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

3439 \ 16-038.22 \ 01.04.05



### 5.2 TLA084— 84-ball Fine Pitch Ball Grid Array (FBGA) 8 x 11.6 mm Package



PACKAGE	TLA 084			
JEDEC	N/A			
D x E	11.60 mm x 8.00 mm PACKAGE			
SYMBOL	MIN	NOM	MAX	NOTE
A			1.20	PROFILE
A1	0.17			BALL HEIGHT
A2	0.81		0.97	BODY THICKNESS
D		11.60 BSC.		BODY SIZE
E		8.00 BSC.		BODY SIZE
D1		8.80 BSC.		MATRIX FOOTPRINT
E1		7.20 BSC.		MATRIX FOOTPRINT
MD	12			MATRIX SIZE D DIRECTION
ME	10			MATRIX SIZE E DIRECTION
n		84		BALL COUNT
Øb	0.35	0.40	0.45	BALL DIAMETER
eE		0.80 BSC.		BALL PITCH
eD	0.80 BSC			BALL PITCH
SD / SE	0.40 BSC.			SOLDER BALL PLACEMENT
	B1,B1 E1,E H1,H10,	,A4,A5,A6,A7 10,C1,C10,D 10,F1,F10,G1 J1,J10,K1,K1 M4,M5,M6,M	I,D10, ,G10, 0,L1,L10,	DEPOPULATED SOLDER BALLS

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

n IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.

DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.

AND B AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE =  $\boxed{\Theta/2}$ 

8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

9. N/A

A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

3372-2 \ 16-038.22a



### 6. Revision History

#### 6.1 Revision A (February 21, 2006) Initial release.

- 6.2 Revision A1 (April 12, 2006) Added the S71WS512PC0
- 6.3 Revision A2 (August 21, 2006) Added the S71WS512PD0 108MHz OPN
- 6.4 Revision A3 (November 7, 2006) Added the S71WS256PD0 MCP Added the S71WS256PC0 MCP
- 6.5 Revision A4 (December 8, 2006) Added new CellularRAM Type 3 Revised Valid Combination table Revised Product Selector Guide
- 6.6 Revision A5 (January 11, 2007) Added S71WS128PC0 MCP offering
- 6.7 Revision A6 (February 5, 2007) Added the S71WS512PD0JF4 OPN
- 6.8 Revision A7 (March 27, 2007)

Added the S71WS512PD0HF3SR OPN

### 6.9 Revision A8 (July 30, 2007)

Added 80 MHz S71WS128PC0 to Valid Combinations

### 6.10 Revision A9 (September 4, 2007)

Added 54 MHz and Asynchronous S71WS512PC0 MCP Revised Valid Combinations

6.11 Revision A10 (October 19, 2007)

Add 104 MHz, 80 Mhz and 66 MHz S71WS256PC, S71WS256PD and S71WS128PC MCP products Removed the S71WS512PD0JF MCP



#### 6.12 Revision A11 (March 14, 2008)

Added package TSB084

Added OPNs S71WS128PB0HF3SR/SV

Added low-Halogen options for S71WS128PB0, S71WS128PC0, S71WS256PC0, S71WS256PD0, and S71WS512PD0

### 6.13 Revision A12 (April 8, 2008)

Added 64M CellularRAM Type 2

Updated 128M CellularRAM Type 2 PID

Removed 128M/64M CellularRAM Type 3 OPNs and PIDs

#### 6.14 Revision A13 (June 13, 2008)

Added CellularRAM Type 3 and associated OPNs Added CellularRAM PN: SWM128D104R1R and associated OPNs Changed Flash Page Access time to 20 ns In Features, changed max Flash burst frequency from 108 MHz to 104 MHz Removed OPNs S71WS512PD0HH3HL, S71WS256PD0HH3HL, S71WS256PD0HH3HR

### 6.15 Revision A14 (May 7, 2010)

Added MCP OPNs S71WS256PC0HH3YR0/L0 and CellularRAM OPN SWM064D133S1R

### 6.16 Revision A15 (June 30, 2010)

Added MCP OPNs S71WS128PB0HH3RL0/RR0/RV0 for new 32 Mb CellularRAM OPN SWM032D133S1R



#### Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

#### Trademarks and Notice

Downloaded from Elcodis.com electronic components distributor

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright ©2006- 2010 Spansion Inc. All rights reserved. Spansion<sup>®</sup>, the Spansion logo, MirrorBit<sup>®</sup>, MirrorBit<sup>®</sup> Eclipse<sup>™</sup>, ORNAND<sup>™</sup>, EcoRAM<sup>™</sup> and combinations thereof, are trademarks and registered trademarks of Spansion LLC in the United States and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners.