

# **FLASH AND SRAM COMBO MEMORY**

# **MT28C3224P20 MT28C3224P18**

**Low Voltage, Extended Temperature 0.18µm Process Technology**

### **FEATURES**

- Flexible dual-bank architecture • Support for true concurrent operations with no latency: Read bank *b* during program bank *a* and vice versa Read bank *b* during erase bank *a* and vice versa • Organization: 2,048K x 16 (Flash) 256K x 16 (SRAM) • Basic configuration: *Flash* Bank *a* (8Mb Flash for data storage) – Eight 4K-word parameter blocks – Fifteen 32K-word blocks Bank *b* (24Mb Flash for program storage) – Forty-eight 32K-word main blocks *SRAM* 4Mb SRAM for data storage – 256K-words • F\_Vcc, VccQ, F\_VPP, S\_Vcc voltages MT28C3224P20 1.80V (MIN)/2.20V (MAX) F\_Vcc read voltage 1.80V (MIN)/2.20V (MAX) S\_Vcc read voltage 1.80V (MIN)/2.20V (MAX) VccQ MT28C3224P18 1.70V (MIN)/1.90V (MAX) F\_Vcc read voltage 1.70V (MIN)/1.90V (MAX) S\_Vcc read voltage 1.70V (MIN)/1.90V (MAX) VccQ MT28C3224P20/P18 1.80V (TYP) F\_VPP (in-system PROGRAM/ERASE) 1.0V (MIN) S\_Vcc (SRAM data retention) 12V ±5% (HV) F\_VPP (production programming compatibility) • Asynchronous access time Flash access time: 80ns @ 1.80V F\_Vcc SRAM access time: 85ns @ 1.80V S\_Vcc • Page Mode read access Interpage read access: 80ns @ 1.80V F\_Vcc Intrapage read access: 30ns @ 1.80V F\_Vcc • Low power consumption • Enhanced suspend options ERASE-SUSPEND-to-READ within same bank PROGRAM-SUSPEND-to-READ within same bank ERASE-SUSPEND-to-PROGRAM within same bank • Read/Write SRAM during program/erase of Flash
- Dual 64-bit chip protection registers for security purposes

่านอนุราธิ์ 16 Page Flash 256K x 16 SRAM Combo Memory<br>พาราชาวามอาการ คะ พ.ศ. 256K x 16 SRAM Combo Memory ซึ่ง สำหรับ อาณาจะเป็น ความอาณาจะเป็น ความอาณาจะเป็นสมบัติท<br>พาราชาวามอาการ คะ พ.ศ. 250K x 16 SRAM Combo Memory ซึ่ง MT28C3224P20\_4.p65 – Rev. 4, Pub. 10/02

# **66-Ball FBGA (Top View)**



**BALL ASSIGNMENT**

- PROGRAM/ERASE cycles 100,000 WRITE/ERASE cycles per block
- Cross-compatible command set support Extended command set Common flash interface (CFI) compliant

### **OPTIONS MARKING**



*Part Number Example:* **MT28C3224P20FL-80 BET**

**PRODUCTS AND SPECIFICATIONS DISCUSSED HEREIN ARE SUBJECT TO CHANGE BY MICRON WITHOUT NOTICE.**



#### **GENERAL DESCRIPTION**

The MT28C3224P20 and MT28C3224P18 combination Flash and SRAM memory devices provide a compact, low-power solution for systems where PCB real estate is at a premium. The dual-bank Flash devices are high-performance, high-density, nonvolatile memory with a revolutionary architecture that can significantly improve system performance.

This new architecture features:

- A two-memory-bank configuration supporting dual-bank operation;
- A high-performance bus interface providing a fast page data transfer; and
- A conventional asynchronous bus interface.

The devices also provide soft protection for blocks by configuring soft protection registers with dedicated command sequences. For security purposes, dual 64 bit chip protection registers are provided.

The embedded WORD WRITE and BLOCK ERASE functions are fully automated by an on-chip write state machine (WSM). The WSM simplifies these operations and relieves the system processor of secondary tasks. An on-chip status register, one for each bank, can be used to monitor the WSM status to determine the progress of a PROGRAM/ERASE command.

The erase/program suspend functionality allows compatibility with existing EEPROM emulation software packages.

The devices take advantage of a dedicated power source for the Flash memory (F\_Vcc) and a dedicated power source for the SRAM memory (S Vcc), both at 1.70V–2.20V for optimized power consumption and improved noise immunity. A dedicated I/O power supply (V $\rm_{CC}O$ ) is provided with an extended range (1.70V– 2.20V), to allow a direct interface to most common logic controllers and to ensure improved noise immunity. The separate S\_Vcc pin for the SRAM provides data retention capability when required. The data retention S\_VCC is specified as low as 1.0V. The MT28C3224P20 and MT28C3224P18 devices support two VPP voltage ranges, an in-circuit voltage of 0.9V– 2.2V and a production compatibility voltage of  $12V \pm 5\%$ . The  $12V \pm 5\%$  VPP2 is supported for a maximum of 100 cycles and 10 cumulative hours.

The MT28C3224P20 and MT28C3224P18 devices contain an asynchronous 4Mb SRAM organized as 256Kwords by 16 bits. These devices are fabricated using an advanced CMOS process and high-speed/ultra-lowpower circuit technology.

The devices are packaged in a 66-ball FBGA package with 0.80mm pitch.

### **ARCHITECTURE AND MEMORY ORGANIZATION**

The Flash memory contains two separate memory banks (bank *a* and bank *b*) for simultaneous READ and WRITE operations. Bank *a* is 8Mb deep and contains 8 x 4K-word parameter blocks and fifteen 32K-word blocks. Bank *b* is 24Mb deep, is equally sectored, and contains forty-eight 32K-word blocks.

Figures 2 and 3 show the top and bottom memory organizations.

#### **DEVICE MARKING**

Due to the size of the package, Micron's standard part number is not printed on the top of each device. Instead, an abbreviated device mark comprised of a five-digit alphanumeric code is used. The abbreviated device marks are cross referenced to Micron part numbers in Table 1.







### **PART NUMBERING INFORMATION**

Micron's low-power devices are available with several different combinations of features (see Figure 1). Valid combinations of features and their corresponding part numbers are listed in Table 2.









#### **BLOCK DIAGRAM**



### **FLASH FUNCTIONAL BLOCK DIAGRAM**





### **BALL DESCRIPTIONS**



(continued on next page)



# **BALL DESCRIPTIONS (continued)**





### **TRUTH TABLE – FLASH**



### **TRUTH TABLE – SRAM**



**NOTE:** 1. Two devices may not drive the memory bus at the same time.

- 2. Allowable Flash read modes include read array, read query, read configuration, and read status.
- 3. Outputs are dependent on a separate device controlling bus outputs.
- 4. Modes of the Flash and SRAM can be interleaved so that while one is disabled, the other controls outputs.
- 5. SRAM is enabled and/or disabled with the logical function: S\_CE1# or S\_CE2.
- 6. Simultaneous operations can exist, as long as the operations are interleaved such that only one device attempts to control the bus outputs at a time.
- 7. Data output on lower byte only; upper byte High-Z.
- 8. Data output on upper byte only; lower byte High-Z.
- 9. Data input on lower byte only.
- 10. Data input on upper byte only.



### **Figure 2 Bottom Boot Block Device**







### **Figure 3 Top Boot Block Device**







# **FLASH MEMORY OPERATING MODES**

#### **COMMAND STATE MACHINE**

Commands are issued to the command state machine (CSM) using standard microprocessor write timings. The CSM acts as an interface between external microprocessors and the internal write state machine (WSM). The available commands are listed in Table 3, their definitions are given in Table 4 and their descriptions in Table 5. Program and erase algorithms are automated by the on-chip WSM. For more specific information about the CSM transition states, see Micron technical note TN-28-33, "Command State Machine Description and Command Definition."

Once a valid PROGRAM/ERASE command is entered, the WSM executes the appropriate algorithm, which generates the necessary timing signals to control the device internally. A command is valid only if the exact sequence of WRITEs is completed. After the WSM completes its task, the write state machine status (WSMS) bit (SR7) (see Table 7) is set to a logic HIGH level (VIH), allowing the CSM to respond to the full command set again.

#### **OPERATIONS**

Device operations are selected by entering a standard JEDEC 8-bit command code with conventional microprocessor timings into an on-chip CSM through I/Os DQ0–DQ7. The number of bus cycles required to activate a command is typically one or two. The first operation is always a WRITE. Control signals F\_CE# and F\_WE# must be at a logic LOW level (V<sub>IL</sub>), and F\_OE# and F\_RP# must be at logic HIGH (VIH). The second operation, when needed, can be a WRITE or a READ depending upon the command. During a READ operation, control signals F\_CE# and F\_OE# must be at a logic LOW level (VIL), and F\_WE# and F\_RP# must be at logic HIGH (VIH).

Table 6 illustrates the bus operations for all the modes: write, read, reset, standby, and output disable.

When the device is powered up, internal reset circuitry initializes the chip to a read array mode of operation. Changing the mode of operation requires that a command code be entered into the CSM. For each one of the two Flash memory partitions, an on-chip status register is available. These two registers allow the monitoring of the progress of various operations that can take place on a memory bank. One of the two status registers is interrogated by entering a READ STATUS REGISTER command onto the CSM (cycle 1), specifying an address within the memory partition boundary, and reading the register data on I/O pins DQ0–DQ7 (cycle 2). Status register bits SR0-SR7 correspond to DQ0–DQ7 (see Table 7).

#### **COMMAND DEFINITION**

Once a specific command code has been entered, the WSM executes an internal algorithm, generating the necessary timing signals to program, erase, and verify data. See Table 4 for the CSM command definitions and data for each of the bus cycles.

#### **STATUS REGISTER**

The status register allows the user to determine whether the state of a PROGRAM/ERASE operation is pending or complete. The status register is monitored by toggling F\_OE# and F\_CE# and reading the resulting status code on I/Os DQ0–DQ7. The high-order I/Os (DQ8–DQ15) are set to 00h internally, so only the low-



#### **Table 3 Command State Machine Codes For Device Mode Selection**

order I/Os (DQ0–DQ7) need to be interpreted. Address lines select the status register pertinent to the selected memory partition.

Register data is updated and latched on the falling edge of F\_OE# or F\_CE#, whichever occurs last. Latching the data prevents errors from occurring if the register input changes during a status register read.

The status register provides the internal state of the WSM to the external microprocessor. During periods when the WSM is active, the status register can be polled to determine the WSM status. Table 7 defines the status register bits.

After monitoring the status register during a PROGRAM/ERASE operation, the data appearing on DQ0–DQ7 remains as status register data until a new command is issued to the CSM. To return the device to other modes of operation, a new command must be issued to the CSM.

#### **COMMAND STATE MACHINE OPERATIONS**

The CSM decodes instructions for the commands listed in Table 3. The 8-bit command code is input to the device on DQ0–DQ7 (see Table 4 for command definitions). During a PROGRAM or ERASE cycle, the CSM informs the WSM that a PROGRAM or ERASE cycle has been requested.

During a PROGRAM cycle, the WSM controls the program sequences and the CSM responds to a PRO-GRAM SUSPEND command only.

During an ERASE cycle, the CSM responds to an ERASE SUSPEND command only. When the WSM has completed its task, the WSMS bit (SR7) is set to a logic HIGH level and the CSM responds to the full command set. The CSM stays in the current command state until the microprocessor issues another command.

The WSM successfully initiates an ERASE or PRO-GRAM operation only when VPP is within its correct voltage range.



### **Table 4 Command Definitions**

**NOTE:** 1. BA: Address within the block

- IA: Identification code address
- ID: Identification code data
- LPA: Lock protection register address
- PA: Protection register address
- PD: Data to be written at location PA
- QA: Query code address
- QD: Query code data
- SRD: Data read from the status register
- WA: Word address of memory location to be written, or read
- WD: Data to be written at the location WA



### **Table 5 Command Descriptions**



(continued on the next page)



### **Table 5 Command Descriptions (continued)**





#### **CLEAR STATUS REGISTER**

The internal circuitry can set, but not clear, the block lock status bit (SR1), the VPP status bit (SR3), the program status bit (SR4), and the erase status bit (SR5) of the status register. The CLEAR STATUS REGISTER command (50h) allows the external microprocessor to clear these status bits and synchronize to the internal operations. When the status bits are cleared, the device returns to the read array mode.

#### **READ OPERATIONS**

The following READ operations are available: READ ARRAY, READ PROTECTION CONFIGURATION REG-ISTER, READ QUERY and READ STATUS REGISTER.

#### **READ ARRAY**

The array is read by entering the command code FFh on DQ0-DQ7. Control signals F\_CE# and F\_OE# must be at a logic LOW level (V<sub>IL</sub>), and F\_WE# and F\_RP# must be at a logic HIGH level (VIH) to read data from the array. Data is available on DQ0–DQ15. Any valid address within any of the blocks selects that address and allows data to be read from that address. Upon initial power-up or device reset, the device defaults to the read array mode.

#### **READ CHIP PROTECTION IDENTIFICATION DATA**

The chip identification mode outputs three types of information: the manufacturer/device identifier, the block locking status, and the protection register. Two bus cycles are required for this operation: the chip identification data is read by entering the command code 90h on DQ0–DQ7 to the bank containing address 00h

and the identification code address on the address lines. Control signals F CE# and F OE# must be at a logic LOW level (V<sub>IL</sub>), and  $F_WE#$  and  $F_RP#$  must be at a logic HIGH level (VIH) to read data from the protection configuration register. Data is available on DQ0–DQ15. After data is read from the protection configuration register, the READ ARRAY command, FFh, must be issued to the bank containing address 00h prior to issuing other commands. See Table 9 for further details.

#### **READ QUERY**

The read query mode outputs common flash interface (CFI) data when the device is read (see Table 11). Two bus cycles are required for this operation. It is possible to access the query by writing the read query command code 98h on DQ0–DQ7 to the bank containing address 0h. Control signals F\_CE# and F\_OE# must be at a logic LOW level (VIL), and F\_WE# and F\_RP# must be at a logic HIGH level (VIH) to read data from the query. The CFI data structure contains information such as block size, density, command set, and electrical specifications. To return to read array mode, write the read array command code FFh on DQ0–DQ7.

#### **READ STATUS REGISTER**

The status register is read by entering the command code 70h on DQ0–DQ7. Two bus cycles are required for this operation: one to enter the command code and a second to read the status register. In a READ cycle, the address is latched and register data is updated on the falling edge of  $F$  OE# or  $F$  CE#, whichever occurs last.



#### **PROGRAMMING OPERATIONS**

There are two CSM commands for programming: PROGRAM SETUP and ALTERNATE PROGRAM SETUP (see Table 3).

After the desired command code is entered (10h or 40h command code on DQ0–DQ7), the WSM takes over and correctly sequences the device to complete the PROGRAM operation. The WRITE operation may be monitored through the status register (see the Status Register section). During this time, the CSM only responds to a PROGRAM SUSPEND command until the PROGRAM operation has been completed, after which time all commands to the CSM become valid again. The PROGRAM operation can be suspended by issuing a PROGRAM SUSPEND command (B0h). Once the WSM reaches the suspend state, it allows the CSM to respond only to READ ARRAY, READ STATUS REGISTER, READ PROTECTION CONFIGURATION, READ QUERY, PROGRAM SETUP, or PROGRAM RESUME. During the PROGRAM SUSPEND operation, array data should be read from an address other than the one being programmed. To resume the PROGRAM operation, a PRO-GRAM RESUME command (D0h) must be issued to cause the CSM to clear the suspend state previously set (see Figure 4 for programming operation and Figure 5 for program suspend and program resume).

Taking F\_RP# to V<sub>IL</sub> during programming aborts the PROGRAM operation.

#### **ERASE OPERATIONS**

An ERASE operation must be used to initialize all bits in an array block to "1s." After BLOCK ERASE confirm is issued, the CSM responds only to an ERASE SUSPEND command until the WSM completes its task.

Block erasure inside the memory array sets all bits within the address block to logic 1s. Erase is accomplished only by blocks; data at single address locations within the array cannot be erased individually. The block to be erased is selected by using any valid address within that block. Block erasure is initiated by a command sequence to the CSM: BLOCK ERASE setup (20h) followed by BLOCK ERASE CONFIRM (D0h) (see Table 4). A two-command erase sequence protects against accidental erasure of memory contents.

When the BLOCK ERASE CONFIRM command is complete, the WSM automatically executes a sequence of events to complete the block erasure. During this sequence, the block is programmed with logic 0s, data is verified, all bits in the block are erased, and finally verification is performed to ensure that all bits are correctly erased. Monitoring of the ERASE operation is possible through the status register (see the Status Register section).

During the execution of an ERASE operation, the ERASE SUSPEND command (B0h) can be entered to direct the WSM to suspend the ERASE operation. Once the WSM has reached the suspend state, it allows the CSM to respond only to the READ ARRAY, READ STA-TUS REGISTER, READ QUERY, READ CHIP PROTEC-TION CONFIGURATION, PROGRAM SETUP, PRO-GRAM RESUME, ERASE RESUME and LOCK SETUP (see the Block Locking section). During the ERASE SUS-PEND operation, array data must be read from a block other than the one being erased. To resume the ERASE operation, an ERASE RESUME command (D0h) must be issued to cause the CSM to clear the suspend state previously set (see Figure 7). It is also possible that an ERASE in any bank can be suspended and a WRITE to another block in the same bank can be initiated. After the completion of a WRITE, an ERASE can be resumed by writing an ERASE RESUME command.

<b>MODE</b>	F RP#	F CE#	F OE#	F WE#		<b>ADDRESS DQ0-DQ15</b>
Read (array, status registers, device identification register, or query)	<b>V</b> <sub>IH</sub>	Vil	Vil	Vıн	х	DOUT
Standby	Vıн	<b>V<sub>IH</sub></b>	X		x	High-Z
Output Disable	Vн	Vн			х	High-Z
Reset	VIL		x	X	X	High-Z
Write	<b>V</b> <sub>IH</sub>	VIL	Vıн	Vil	х	D <sub>IN</sub>

**Table 6 Bus Operations**



# **Table 7 Status Register Bit Definition**







### **Figure 4 Automated Word Programming Flowchart**





### **BUS OPERATION COMMAND COMMENTS** Standby | Check SR1 1 = Detect locked block Standby | Check SR3<sup>2</sup>  $1 =$  Detect VPP low Standby | Check SR4<sup>3</sup> 1 = Word program error





- **NOTE:** 1. Full status register check can be done after each word or after a sequence of words.
	- 2. SR3 must be cleared before attempting additional PROGRAM/ERASE operations.
		- 3. SR4 is cleared only by the CLEAR STATUS REGISTER command, but it does not prevent additional program operation attempts.



### **Figure 5 PROGRAM SUSPEND/ PROGRAM RESUME Flowchart**







### **Figure 6 BLOCK ERASE Flowchart**







#### **FULL STATUS REGISTER CHECK FLOW**



- **NOTE:** 1. Full status register check can be done after each block or after a sequence of blocks.
	- 2. SR3 must be cleared before attempting additional PROGRAM/ERASE operations.
		- 3. SR5 is cleared only by the CLEAR STATUS REGISTER command in cases where multiple blocks are erased before full status is checked.







<b>BUS</b>		
		<b>OPERATION COMMAND COMMENTS</b>
<b>WRITE</b>	<b>ERASE</b> <b>SUSPEND</b>	$Data = B0h$
<b>READ</b>		Status register data; toggle OE# or CE# to update status register.
Standby		Check SR7 $1 =$ Ready
Standby		Check SR6 $1 =$ Suspended
<b>WRITE</b>	<b>READ</b> MEMORY	$Data = FFh$
<b>READ</b>		Read data from block other than that being erased.
<b>WRITE</b>	<b>ERASE</b> <b>RESUME</b>	Data = D0h

**FLASH**

**NOTE:** 1. See BLOCK ERASE Flowchart for complete erasure procedure. 2. See Word Programming Flowchart for complete programming procedure.



#### **READ-WHILE-WRITE/ERASE CONCURRENCY**

It is possible for the device to read from one bank while erasing/writing to another bank. Once a bank enters the WRITE/ERASE operation, the other bank automatically enters read array mode. For example, during a READ CONCURRENCY operation, if a PRO-GRAM/ERASE command is issued in bank *a*, then bank *a* changes to the read status mode and bank *b* defaults to the read array mode. The device reads from bank *b* if the latched address resides in bank *b* (see Figure 8). Similarly, if a PROGRAM/ERASE command is issued in bank *b*, then bank *b* changes to read status mode and bank *a* defaults to read array mode. When returning to bank *a*, the device reads program/erase status if the latched address resides in bank *a*. A correct bank address must be specified to read status register after returning from concurrent read in the other bank.

When reading the CFI or the chip protection register, concurrent operation is not allowed on the top boot device. Concurrent READ of the CFI or the chip protection register is only allowed when a PROGRAM or ERASE operation is performed on bank *b* on the bottom boot device. For a bottom boot device, reading of the CFI table or the chip protection register is only allowed if bank *b* is in read array mode. For a top boot device, reading of the CFI table or the chip protection register is only allowed if bank *a* is in read array mode.

### **Figure 8 READ-While-WRITE Concurrency**



#### **BLOCK LOCKING**

The Flash memory of the MT28C3224P20 and MT28C3224P18 devices provide a flexible locking scheme which allows each block to be individually locked or unlocked with no latency.

The devices offer two-level protection for the blocks. The first level allows software-only control of block locking (for data which needs to be changed frequently), while the second level requires hardware interaction before locking can be changed (code which does not require frequent updates).

Control signals F\_WP#, DQ0, and DQ1 define the state of a block; for example, state [001] means F\_WP#  $= 0$ , DQ0  $= 0$  and DQ1  $= 1$ .

Table 8 defines all of the possible locking states.

**NOTE:** All blocks are software-locked upon completion of the power-up sequence.

#### **LOCKED STATE**

After a power-up sequence completion, or after a reset sequence, all blocks are locked (states [001] or [101]). This means full protection from alteration. Any PROGRAM or ERASE operations attempted on a locked block will return an error on bit SR1 of the status register. The status of a locked block can be changed to unlocked or lock down using the appropriate software commands. Writing the lock command sequence, 60h followed by 01h, can lock an unlocked block.

#### **UNLOCKED STATE**

Unlocked blocks (states [000], [100], [110]) can be programmed or erased. All unlocked blocks return to the locked state when the device is reset or powered down. An unlocked block can be locked or locked down using the appropriate software command sequence, 60h followed by D0h. (See Table 4.)

#### **LOCKED DOWN STATE**

Blocks locked down (state [011]) are protected from PROGRAM and ERASE operations, but their protection status cannot be changed using software commands alone. A locked or unlocked block can be locked down by writing the lock down command sequence, 60h followed by 2Fh. Locked down blocks revert to the locked state when the device is reset or powered down.



**Table 8 Block Locking State Transition**

F WP#	DQ1	DQ0	<b>NAME</b>	<b>ERASE/PROGRAM</b> <b>ALLOWED</b>	<b>LOCK</b>	<b>UNLOCK</b>	<b>LOCK</b> <b>DOWN</b>
$\mathbf 0$	0	$\mathbf 0$	Unlocked	Yes	To [001]		To [011]
$\mathbf 0$	$\mathbf 0$		Locked (Default)	<b>No</b>		To [000]	To [011]
$\mathbf 0$			Lock Down	No			
	0	$\mathbf 0$	Unlocked	Yes	To [101]		To [111]
	$\mathbf 0$		Locked	No		To [100]	To [111]
		$\mathbf 0$	Lock Down <b>Disabled</b>	Yes	To [111]	$\overline{\phantom{0}}$	To [111]
			Lock Down Disabled	No		To [110]	

The LOCK DOWN function is dependent on the F\_WP# input. When  $F_WP# = 0$ , blocks in lock down [011] are protected from program, erase, and lock status changes. When  $F_WP# = 1$ , the LOCK DOWN function is disabled ([111]) and locked down blocks can be individually unlocked by a software command to the [110] state, where they can be erased and programmed. These blocks can then be relocked [111] and unlocked [110], as desired, as long as F\_WP# remains HIGH. When F\_WP# goes LOW, blocks that were previously locked down return to the lock down state [011] regardless of any changes made while F\_WP# was HIGH. Device reset or power-down resets all locks, including those in lock down, to the locked state (see Table 9).

#### **READING A BLOCK'S LOCK STATUS**

The lock status of every block can be read in the read device identification mode. To enter this mode, write 90h to the bank containing address 00h. Subsequent READs at block address +00002 will output the lock status of that block. The lowest two outputs, DQ0 and DQ1, represent the lock status. DQ0 indicates the block lock/unlock status and is set by the LOCK command and cleared by the UNLOCK command. It is also automatically set when entering lock down. DQ1 indicates lock down status and is set by the LOCK DOWN command. It can only be cleared by reset or powerdown, not by software. Table 8 shows the block locking state transition scheme. After data is read from the

<b>ITEM</b>	ADDRESS <sup>2</sup>	<b>DATA</b>
Manufacturer Code (x16)	00000h	002Ch
Device Code • Top boot configuration • Bottom boot configuration	00001h	44B4h 44B5h
<b>Block Lock Configuration</b> • Block is unlocked • Block is locked • Block is locked down	XX002h	Lock $DO0 = 0$ $DO0 = 1$ $DQ1 = 1$
Chip Protection Register Lock	80h	PR Lock
Chip Protection Register 1	81h-84h	<b>Factory Data</b>
Chip Protection Register 2	85h-88h	User Data

**Table 9 Chip Configuration Addressing<sup>1</sup>**

**NOTE:** 1. Other locations within the configuration address space are reserved by Micron for future use.

2. "XX" specifies the block address of lock configuration.



# Micron

# **2 MEG x 16 PAGE FLASH 256K x 16 SRAM COMBO MEMORY**

protection configuration register, the READ ARRAY command, FFh, must be issued to the bank containing address 00h prior to issuing other commands.

#### **LOCKING OPERATIONS DURING ERASE SUSPEND**

Changes to block lock status can be performed during an ERASE SUSPEND by using the standard locking command sequences to unlock, lock, or lock down. This is useful in the case when another block needs to be updated while an ERASE operation is in progress.

To change block locking during an ERASE operation, first write the ERASE SUSPEND command (B0h), then check the status register until it indicates that the ERASE operation has been suspended. Next, write the desired lock command sequence to block lock, and the lock status will be changed. After completing any desired LOCK, READ, or PROGRAM operations, resume the ERASE operation with the ERASE RESUME command (D0h).

If a block is locked or locked down during an ERASE SUSPEND on the same block, the locking status bits are changed immediately. When the ERASE is resumed, the ERASE operation completes.

A locking operation cannot be performed during a PROGRAM SUSPEND.

#### **STATUS REGISTER ERROR CHECKING**

Using nested locking or program command sequences during ERASE SUSPEND can introduce ambiguity into status register results.

Following protection configuration setup (60h), an invalid command produces a lock command error (SR4 and SR5 are set to "1") in the status register. If a lock command error occurs during an ERASE SUSPEND, SR4 and SR5 are set to "1" and remain at "1" after the ERASE SUSPEND command is issued. When the ERASE is complete, any possible error during the ERASE cannot be detected via the status register because of the previous locking command error.

A similar situation happens if an error occurs during a program operation error nested within an ERASE SUSPEND.

### **CHIP PROTECTION REGISTER**

A 128-bit chip protection register can be used to fullfill the security considerations in the system (preventing device substitution).

The 128-bit security area is divided into two 64-bit segments. The first 64 bits are programmed at the manufacturing site with a unique 64-bit number. The other segment is left blank for customers to program as desired. (See Figure 9).

#### **READING THE CHIP PROTECTION REGISTER**

The chip protection register is read in the device identification mode, loading the 90h command. Once in this mode, READ cycles from addresses shown in Table 9 retrieve the specified information. To return to the read array mode, write the READ ARRAY command (FFh).

### **PAGE READ MODE**

The initial portion of the page mode cycle is the same as the asynchronous access cycle. Holding CE# LOW and toggling addresses A0–A1 allows random access of other words in the page.

The page size can be customized at the factory to four or eight words as required; but if no specification is made, the normal size is four words.

### **ASYNCHRONOUS READ CYCLE**

When accessing addresses in a random order or when switching between pages, the access time is given by <sup>t</sup> AA.

When  $F_{C}E#$  and  $F_{D}E#$  are LOW, the data is placed on the data bus and the processor can read the data.

### **Figure 9 Protection Register Memory Map**





### **STANDBY MODE**

Icc supply current is reduced by applying a logic HIGH level on F\_CE# and F\_RP# to enter the standby mode. In the standby mode, the outputs are placed in High-Z. Applying a CMOS logic HIGH level on F\_CE# and F\_RP# reduces the current to ICC3 (MAX). If the device is deselected during an ERASE operation or during programming, the device continues to draw current until the operation is complete.

### **AUTOMATIC POWER SAVE (APS) MODE**

Substantial power savings are realized during periods when the Flash array is not being read and the device is in the active mode. During this time the device switches to the automatic power save (APS) mode. When the device switches to this mode, Icc is reduced to a level comparable to ICC3. Further power savings can be realized by applying a logic HIGH level on CE# to place the device in standby mode. The low level of power is maintained until another operation is initiated. In this mode, the I/Os retain the data from the last memory address read until a new address is read. This mode is entered automatically if no addresses or control signals toggle.

### **VPP/VCC PROGRAM AND ERASE VOLTAGES**

The Flash memory devices provide in-system programming and erase with VPP in the 0.9V–2.2V range. In addition to the flexible block locking, the VPP programming voltage can be held LOW for absolute hardware write protection of all blocks in the Flash device. When VPP is below VPPLK, any PROGRAM or ERASE operation results in an error, prompting the corresponding status register bit (SR3) to be set.

A factory option provides in-system programming and erase with VPP in the 0.0V–2.2V range.

VPP at  $12V \pm 5\%$  (VPP2) is supported for a maximum of 100 cycles and 10 cumulative hours. The device can withstand 100,000 WRITE/ERASE operations when  $VPP = VCC$ .

During WRITE and ERASE operations, the WSM monitors the VPP voltage level. WRITE/ERASE operations are allowed only when VPP is within the ranges specified in Table 10.

When Vcc is below VLKO or VPP is below VPPLK, any WRITE/ERASE operation is prevented.

### **DEVICE RESET**

To correctly reset the device, the RST# signal must be asserted ( $RST# = V_{IL}$ ) for a minimum of <sup>t</sup>RP. After reset, the device can be accessed for a READ operation with a delayed access time of <sup>t</sup>RWH from the rising edge of RST#. The circuitry used for generating the RST# signal needs to be common with the rest of the system reset to ensure that correct system initialization occurs. Please refer to the timing diagram for further details.

#### **POWER-UP SEQUENCE**

The following power-up sequence is recommended to properly initialize internal chip operations:

- At power-up, RST# should be kept at V<sub>IL</sub> for 2 us after Vcc reaches Vcc (MIN).
- VccQ should not come up before Vcc.
- VPP should be kept at VIL to maximize data integrity.

When the power-up sequence is completed, RST# should be brought to VIH. To ensure proper power-up, the rise time of RST#  $(10\% - 90\%)$  should be < 10µs.

**Table 10 VPP Ranges (V)**

<b>DEVICE</b>	<b>MIN</b>	<b>MAX</b>
In-System	0.9	2.2
In-Factory	11.4	12.6



### **FLASH ELECTRICAL SPECIFICATIONS**

#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage to Any Ball Except Vcc and VPP with Respect to Vss ................................. -0.5V to +2.45V VPP Voltage (for BLOCK ERASE and PROGRAM with Respect to VSS) ....................... -0.5V to +13.5V\*\* Vcc and VccQ Supply Voltage with Respect to VSS ............................ -0.3V to +2.45V Output Short Circuit Current............................... 100mA Operating Temperature Range .............. -40°C to +85°C Storage Temperature Range................. -55°C to +125°C Soldering Cycle ... 260oC for 10s

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

\*\*Maximum DC voltage on VPP may overshoot to +13.5V for periods <20ns.

### **RECOMMENDED OPERATING CONDITIONS**



**NOTE:** 1. VPP = VPP2 is a maximum of 10 cumulative hours.



**Figure 10**

### **Figure 11 Output Load Circuit**





### **COMBINED DC CHARACTERISTICS1**



**NOTE:** 1. All currents are in RMS unless otherwise noted.

2. VIL may decrease to -0.4V and VIH may increase to VccQ + 0.3V for durations not to exceed 20ns.

3. 12V VPP is supported for a maximum of 100 cycles and may be connected for up to 10 cumulative hours.

- 4. APS mode reduces Icc to approximately Icc3 levels.
- 5. Test conditions: Vcc = Vcc (MAX), CE# = VIL, OE# = VIH. All other inputs = VIH or VIL.
- 6. Icc6 and Icc7 values are valid when the device is deselected. Any READ operation performed while in suspend mode will add a current draw of Icc1 or Icc2.
- 7. Operating current is a linear function of operating frequency and voltage. Operating current can be calculated using the formula shown with operating frequency (f) expressed in MHz and operating voltage (V) in volts. Example: When operating at 2 MHz at 2V, the device will draw a typical active current of  $0.8*2*2 = 3.2$ mA in the page access mode. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.

(continued on next page)



### **COMBINED DC CHARACTERISTICS (continued)1**



**NOTE:** 1. All currents are in RMS unless otherwise noted.

2. VIL may decrease to -0.4V and VIH may increase to VccQ + 0.3V for durations not to exceed 20ns.

3. 12V VPP is supported for a maximum of 100 cycles and may be connected for up to 10 cumulative hours.

4. APS mode reduces Icc to approximately Icc3 levels.

5. Test conditions: Vcc = Vcc (MAX), CE# = V $\mu$ , OE# = V $\mu$ . All other inputs = V $\mu$  or V $\mu$ .

6. Icc6 and Icc7 values are valid when the device is deselected. Any READ operation performed while in suspend mode will add a current draw of Icc1 or Icc2.

7. Operating current is a linear function of operating frequency and voltage. Operating current can be calculated using the formula shown with operating frequency (f) expressed in MHz and operating voltage (V) in volts. Example: When operating at 2 MHz at 2V, the device will draw a typical active current of  $0.8*2*2 = 3.2 \text{ mA}$  in the page access mode. This parameter is specified with the outputs disabled to avoid external loading effects. The user must add current required to drive output capacitance expected in the actual system.



### **CAPACITANCE**

 $(T_A = +25^{\circ}C; f = 1 \text{ MHz})$ 



### **FLASH READ CYCLE TIMING REQUIREMENTS**





# **FLASH WRITE CYCLE TIMING REQUIREMENTS**



### **FLASH ERASE AND PROGRAM CYCLE TIMING REQUIREMENTS**







### **TWO-CYCLE PROGRAMMING/ERASE OPERATION**

#### **WRITE TIMING PARAMETERS**





**NOTE:** 1. The WRITE cycles for the WORD PROGRAMMING command are followed by a READ ARRAY DATA cycle.

**FLASH**



### **SINGLE ASYNCHRONOUS READ OPERATION**



#### **READ TIMING PARAMETERS**





**FLASH**



#### A2–A20 <sup>V</sup>IH XXXXXX  $V_{IL}$  $V_{IH}$ A0–A1 VALID ADDRESS WALID WALID WALID ADDRESS VALID VALID ADDRESS ADDRESS ADDRESS  $V_{IL}$ t AA t OD ⊢  $V_{IH}$ F\_CE#  $V_{IL}$ t ACE  $\mathsf{V}_{\mathsf{IH}}$ F\_OE#  $V_{IL}$  $\overline{1}$  $V_{\text{IH}}$ F\_WE#  $V_{\rm IL}$  $^{\mathsf{t}}$ AOE  $\rightarrow$   $\begin{array}{|c|c|c|}\n\end{array}$   $\rightarrow$   $\begin{array}{|c|c|c|}\n\end{array}$ - <sup>t</sup>APA toh  $V_{OH}$ VALID VALID VALID VALID High-Z DQ0–DQ15 OUTPUT OUTPUT OUTPUT OUTPUT  $V_{OL}$ t RMH  $\mathsf{V}_{\mathsf{IH}}$ F\_RP#  $V_{IL}$

### **ASYNCHRONOUS PAGE MODE READ OPERATION**

#### **READ TIMING PARAMETERS**





**XX** UNDEFINED



### **RESET OPERATION**



#### **READ TIMING PARAMETERS**





**Table 11 CFI**



(continued on the next page)



# **Table 11 CFI (continued)**





#### **SRAM OPERATING MODES**

#### **SRAM READ ARRAY**

The operational state of the SRAM is determined by S\_CE1#, S\_CE2, S\_WE#, S\_OE#, S\_UB#, and S\_LB#, as indicated in the Truth Table. To perform an SRAM READ operation, S\_CE1#, and S\_OE#, must be at VIL, and S\_CE2 and S\_WE# must be at VIH. When in this state, S\_UB# and S\_LB# control whether the lower byte is read (S\_UB# V<sub>IH</sub>, S\_LB# V<sub>IL</sub>), the upper byte is read (S\_UB# VIL, S\_LB# VIH), both upper and lower bytes are read (S\_UB# V<sub>IL</sub>, S\_LB# V<sub>IL</sub>), or neither are read (S\_UB#)  $V<sub>IH</sub>$ , S LB# V<sub>IH</sub>) and the device is in a standby state.

While performing an SRAM READ operation, current consumption may be reduced by reading within a 16-word page. This is done by holding S\_CE1# and S\_OE# at VIL, S\_WE# and S\_CE2 at VIH, and toggling addresses A0–A3. S\_UB# and S\_LB# control the data width as described above.

#### **SRAM WRITE ARRAY**

In order to perform an SRAM WRITE operation, S CE1# and S WE# must be at V<sub>IL</sub>, and S CE2 and S\_OE# must be at VIH. When in this state, S\_UB# and S\_LB# control whether the lower byte is written (S\_UB#) VIH,  $S_L B#$  VIL), the upper byte is written  $(S_L U B# V I L,$ S\_LB# VIH), both upper and lower bytes are written (S\_UB# VIL, S\_LB# VIL), or neither are written (S\_UB# VIH, S\_LB# VIH) and the device is in a standby state.

# **SRAM FUNCTIONAL BLOCK DIAGRAM**





### **TIMING TEST CONDITIONS**



**NOTE:** For input/output contacts, refer to the Capacitance Table.

### **SRAM READ CYCLE TIMING**



### **SRAM WRITE CYCLE TIMING**



**SRAM**





#### **READ TIMING PARAMETERS**







**WRITE CYCLE** (S\_WE# CONTROL)



#### **WRITE TIMING PARAMETERS**

![](_page_38_Picture_190.jpeg)

![](_page_38_Picture_191.jpeg)

![](_page_39_Picture_0.jpeg)

**WRITE CYCLE 2** (S\_CE1# CONTROL)

![](_page_39_Figure_3.jpeg)

#### **WRITE TIMING PARAMETERS**

![](_page_39_Picture_190.jpeg)

![](_page_39_Picture_191.jpeg)

![](_page_40_Picture_0.jpeg)

**66-BALL FBGA**

![](_page_40_Figure_3.jpeg)

- **NOTE:** 1. All dimensions in millimeters.
	- 2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.27mm per side.

#### **DATA SHEET DESIGNATION**

No Marking: This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.

![](_page_40_Picture_8.jpeg)

**8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992** Micron is a registered trademark and the Micron logo and M logo are trademarks of Micron Technology, Inc.

![](_page_41_Picture_0.jpeg)

### **REVISION HISTORY**

![](_page_41_Picture_115.jpeg)