S71GL-N Based MCPs

Stacked Multi-Chip Product (MCP)
Flash Memory and RAM
64/32 Megabit (4/2 M x 16-bit) CMOS 3.0 Volt-only
Page Mode Flash Memory and
32/16/8/4 Megabit (2M/1M/512k/256k x 16-bit) Pseudo Static RAM



Data Sheet (Advance Information)

Notice to Readers: This document states the current technical specifications regarding the Spansion product(s) described herein. Each product described herein may be designated as Advance Information, Preliminary, or Full Production. See *Notice On Data Sheet Designations* for definitions.



Notice On Data Sheet Designations

Spansion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of Spansion data sheet designations are presented here to highlight their presence and definitions.

Advance Information

The Advance Information designation indicates that Spansion Inc. is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. Spansion Inc. therefore places the following conditions upon Advance Information content:

"This document contains information on one or more products under development at Spansion Inc.

The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion Inc. reserves the right to change or discontinue work on this proposed product without notice."

Preliminary

The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. Spansion places the following conditions upon Preliminary content:

"This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications."

Combination

Some data sheets contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document distinguishes these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with the DC Characteristics table and the AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page.

Full Production (No Designation on Document)

When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or V_{IO} range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. Spansion Inc. applies the following conditions to documents in this category:

"This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur."

Questions regarding these document designations may be directed to your local sales office.

S71GL-N Based MCPs

Stacked Multi-Chip Product (MCP)
Flash Memory and RAM
64/32 Megabit (4/2 M x 16-bit) CMOS 3.0 Volt-only
Page Mode Flash Memory and
32/16/8/4 Megabit (2M/1M/512k/256k x 16-bit) Pseudo Static RAM



Data Sheet (Advance Information)

Distinctive Characteristics

MCP Features

- Power supply voltage of 2.7 to 3.1 volt
- High performance
 - 90 ns access time (90 ns Flash, 70 ns pSRAM/SRAM)
 - 25 ns page read times

Packages

- 7 x 9 x 1.2 mm 56 ball FBGA
- Operating Temperature
 - -25°C to +85°C

General Description

The S71GL-N product series consists of S29GL-N Flash memory with pSRAM combinations defined as:

		Flash Memory Density	
		32 Mb	64 Mb
pSRAM Density	4 Mb	S71GL032N40	
	8 Mb	S71GL032N80	
	16 Mb	S71GL032NA0	S71GL064NA0
	32 Mb		S71GL064NB0

For detailed specifications, please refer to the individual data sheets.

Document	Publication Identification Number (PID)	
S29GL-N	S29GL-N_00	
4 Mb pSRAM Type 9	pSRAM_33	
8 Mb pSRAM Type 9	pSRAM_34	
16 Mb pSRAM Type 10	pSRAM_45	
16 Mb pSRAM Type 7	pSRAM_13	
32 Mb pSRAM Type 8, 130 nm	pSRAM_31	
32 Mb pSRAM Type 8, 90 nm	Compspec_02	



1. Product Selector Guide


Device-Model# (Note)	Flash Access time (ns)	(p)SRAM density	(p)SRAM Access time (ns)	(p)SRAM type	Package
S71GL032N40-0K		4 Mb			
S71GL032N40-0P		4 MD		~CDAM O	
S71GL032N80-0K		O MAIL		pSRAM 9	
S71GL032N80-0P		8 Mb			TI 0050
S71GL032NA0-0B				pSRAM 10	TLC056
S71GL032NA0-0F				pSRAM 10	
S71GL032NA0-0U	90		70	~CDAM7	
S71GL032NA0-0Z		16 Mb	70	pSRAM7	
S71GL064NA0-0B		I O IVID		pSRAM 10	
S71GL064NA0-0F				pSRAM 10	
S71GL064NA0-0U				~CDAM7	TSC056
S71GL064NA0-0Z				pSRAM7	1 30000
S71GL064NB0-0U		20 Mb]	pSRAM 8,	
S71GL064NB0-0Z		32 Mb		90 nm/130 nm	

Note

Please see the valid combinations table for the model# description.




2. MCP Block Diagram





3. Connection Diagram

56-ball Fine-Pitch Ball Grid Array (Top View, Balls Facing Down)



NoteMay be shared depending on density.

MCP	Flash-only Addresses	Shared Addresses
S71GL032NA0	A20	A19-A0
S71GL032N80	A20-A19	A18-A0
S71GL032N40	A20-A18	A17-A0
S71GL064NB0	A21	A20-A0
S71GL064NA0	A21-A20	A19-A0

3.1 Special Handling Instructions For FBGA Package

Special handling is required for Flash Memory products in FBGA packages.

Flash memory devices in FBGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.



4. Pin Description

Pin	Description		
A21-A0	22 Address Inputs (Common and Flash only) (A20-A0 for the S71GL032N)		
DQ15-DQ0	16 Data Inputs/Outputs (Common)		
CE1#f	Chip Enable (Flash)		
CE1#s	Chip Enable 1 (pSRAM/SRAM)		
CE2s	Chip Enable 2 (pSRAM/SRAM)		
OE#	Output Enable (Common)		
WE#	Write Enable (Common)		
RY/BY#	Ready/Busy Output (Flash 1)		
UB#	Upper Byte Control (pSRAM/SRAM)		
LB#	Lower Byte Control (pSRAM/SRAM)		
RESET#	Hardware Reset Pin, Active Low (Flash)		
WP#/ACC	Hardware Write Protect/Acceleration Pin (Flash)		
V _{CC} f	Flash 3.0 volt-only single power supply (see <i>Product Selector Guide</i> for speed options and voltage supply tolerances)		
V _{CCS}	pSRAM/SRAM Power Supply		
V _{SS}	Device Ground (Common)		
NC	Pin Not Connected Internally		



5. Ordering Information

The order number is formed by a valid combinations of the following:




Table 5.1 Valid Combinations

S71GL064N Valid Combinations			Speed Options (ns)/Boot	(p)SRAM Type/	Dookono	
Base Ordering Part Number	Package & Temperature	Package Modifier/Model Number	Packing Type	Sector Option	Access Time (ns)	Package Marking
S71GL032N40		0K		90 / Bottom Boot Sector	pSRAM9 / 70	TLC056
37 IGE032N40	BFW, BHW	0P		90 / Top Boot Sector		
S71GL032N80	DEVV, DEVV	0K		90 / Bottom Boot Sector	pSRAM9 / 70	
37 IGL032N60		0P		90 / Top Boot Sector		
071 CL 000NA0	DUM	0B		90 / Bottom Boot Sector	pSRAM10 / 70	
S71GL032NA0 BHW	БПVV	0F		90 / Top Boot Sector		
C71 CL 020NIA0	S71GL032NA0 BFW, BHW	0U	0, 2, 3 (1)	90 / Bottom Boot Sector	pSRAM7 / 70	
57 IGL032NA0		0Z		90 / Top Boot Sector		
071010040100	DLIM	0B		90 / Bottom Boot Sector	~CDAM10 / 70	
S71GL064NA0	BHW	0F		90 / Top Boot Sector	pSRAM10 / 70	
S71GL064NA0	DEW BUW	0U		90 / Bottom Boot Sector	- ODAMZ / ZO	TCC0F/
S71GL064NA0		0Z		90 / Top Boot Sector	pSRAM7 / 70	TSC056
S71GL064NB0	BFW, BHW	0U		90 / Bottom Boot Sector	00440 / 70	
S71GL064NB0		0Z		90 / Top Boot Sector	- pSRAM8 / 70	

Note

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

^{1.} Type 0 is standard. Specify other options as required.



6. Physical Dimensions

6.1 TLC056—56-ball Fine-Pitch Ball Grid Array (FBGA) 9 x 7 mm Package



PACKAGE	TLC 056			
JEDEC	N/A			
DxE	9.00 mm x 7.00 mm PACKAGE		mm	
SYMBOL	MIN	NOM	MAX	NOTE
Α			1.20	PROFILE
A1	0.20			BALL HEIGHT
A2	0.81		0.97	BODY THICKNESS
D		9.00 BSC.		BODY SIZE
Е	7.00 BSC.			BODY SIZE
D1	5.60 BSC.			MATRIX FOOTPRINT
E1	5.60 BSC.			MATRIX FOOTPRINT
MD	8			MATRIX SIZE D DIRECTION
ME	8			MATRIX SIZE E DIRECTION
n	56			BALL COUNT
φb	0.35 0.40 0.45		0.45	BALL DIAMETER
eЕ	0.80 BSC.			BALL PITCH
eD	0.80 BSC			BALL PITCH
SD / SE	0.40 BSC.			SOLDER BALL PLACEMENT
	A1,A8,D4,D5,E4,E5,H1,H8		5,H1,H8	DEPOPULATED SOLDER BALLS


NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.
 - SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.
 - n IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.
 - WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.
 - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = $\boxed{6/2}$
- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- 9. N/A
- 1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

3348 \ 16-038.22a



6.2 TSC056—56-ball Fine-Pitch Ball Grid Array (FBGA) 9 x 7 mm Package



PACKAGE	TSC 056			
JEDEC	N/A			
DxE	9.00 mm x 7.00 mm PACKAGE		mm	
SYMBOL	MIN	NOM	MAX	NOTE
Α			1.20	PROFILE
A1	0.17			BALL HEIGHT
A2	0.81		0.97	BODY THICKNESS
D		9.00 BSC.		BODY SIZE
Е		7.00 BSC.		BODY SIZE
D1	5.60 BSC.			MATRIX FOOTPRINT
E1	5.60 BSC.			MATRIX FOOTPRINT
MD	8			MATRIX SIZE D DIRECTION
ME	8			MATRIX SIZE E DIRECTION
n	56			BALL COUNT
φb	0.35 0.40 0.45		0.45	BALL DIAMETER
eЕ	0.80 BSC.			BALL PITCH
eD	0.80 BSC			BALL PITCH
SD / SE	0.40 BSC.			SOLDER BALL PLACEMENT
	A1,A8,D4,D5,E4,E5,H1,H8		i,H1,H8	DEPOPULATED SOLDER BALLS

NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- 5. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

n is the number of populted solder ball positions for matrix size MD x Me.

DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = $\boxed{e/2}$

8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

N/Δ

41 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

3427 \ 16-038.22



7. Revision History

Section	Description			
Revision 01 (May 14, 2007)				
	Initial release.			
Revision 02 (June 19, 2007)				
Global	Editorial changes to valid combinations table			
Revision 03 (March 25, 2008)				
Ordering Information	Added Low-Halogen option to package type.			
Revision 04 (October 31, 2008)				
General Description	Added pSRAM Type 8, 90 nm			
Product Selector Guide	Added pSRAM Type 8, 90 nm			
Froduct Selector Guide	Changed S71GL064Nxx-xx package to TSC056			
Ordering Information	Changed S71GL064Nxx-xx package to TSC056			
Physical Dimensions	Added TSC056			
Revision 05 (January 20, 2009)				
Global	Added OPNs S71GL032NA0BHW0B/0F and S71GL064NA0BHW0B/0F			
General Description	Added pSRAM Type 10			



Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2007-2009 Spansion Inc. All rights reserved. Spansion[®], the Spansion Logo, MirrorBit[®], MirrorBit[®] Eclipse[™], ORNAND[™], ORNAND[™], HD-SIM[™], EcoRAM[™] and combinations thereof, are trademarks of Spansion LLC in the US and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners.