

LMH2180

75 MHz Dual Clock Buffer

General Description

The LMH2180 is a high speed dual clock buffer designed for portable communications and applications requiring multiple accurate multi-clock systems. The LMH2180 integrates two 75 MHz low noise buffers with independent shutdown pins into a small package. The LMH2180 ensures superb system operation between the baseband and the oscillator signal path by eliminating crosstalk between the multiple clock signals.

Unique technology and design provides the LMH2180 with the ability to accurately drive both large capacitive and resistive loads. Low supply current combined with shutdown pins for each channel means the LMH2180 is ideal for battery powered applications. This part does not use an internal ground reference, thus providing additional system flexibility.

The flexible buffers provide system designers the capacity to manage complex clock signals in the latest wireless applications. Each buffer delivers 106 V/µs internal slew rate with independent shutdown and duty cycle precision. Each input is internally biased to 1V, removing the need for external resistors. Both channels have rail-to-rail inputs and outputs, a gain of one, and are AC coupled with the use of one capacitor. Replacing a discrete buffer solution with the LMH2180 provides many benefits: simplified board layout, minimized parasitic components, simplified BOM, design durability across multiple applications, simplification of clock paths, and the ability to reduce the number of clock signal generators in the

system. The LMH2180 is produced in the tiny packages min-

Features

(Typical values are: $V_{SUPPLY} = 2.7V$ and $C_L = 10$ pF, unless otherwise specified.)

Small signal bandwidth 78 MHz
 Supply voltage range 2.4V to 5V
 Phase noise (V_{IN} = 1 V_{PP}, −123 dBc/Hz

 $f_C = 38.4 \text{ MHz}, \Delta f = 1 \text{ kHz})$

I Slew rate 106 V/µs
I Total supply current 2.3 mA
I Shutdown current 30 µA

■ Rail-to-rail input and output

Individual buffer enable pins

■ Rapid T_{on} technology

■ Crosstalk rejection circuitry

■ Packages:

- 8-Pin LLP, Solder Bump and no Pullback

— 8-Bump micro SMD

Temperature range


-40°C to 85°C

Applications

- 3G mobile applications
- WLAN-WiMAX modules
- TD_SCDMA multi-mode MP3 and camera
- GSM modules
- Oscillator modules

Typical Application

imizing the required PCB space.



30024602

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltages (V+ - V-) 5.5V
ESD Tolerance
Human Body (*Note 4*) 2000V
Machine Model (*Note 5*) 200V
Charged Device Model 1000V
Storage Temperature Range -65°C to 150°C
Junction Temperature (*Note 3*) 150°C

Soldering Information
Infrared or Convection (35 sec.) 235°C

Operating Ratings (Note 1)

Supply Voltage (V+ – V-) 2.4V to 5.0V Temperature Range (*Note 2*, *Note 3*) -40° C to 85°C Package Thermal Resistance (*Note 2*, *Note 3*) 8-Pin LLP (θ_{JA}) 217°C/W 8-Bump micro SMD (θ_{JA}) 90°C/W

2.7V Electrical Characteristics

Unless otherwise specified, all limits are guaranteed for $T_A = 25^{\circ}C$, $V_{DD} = 2.7V$, $V_{SS} = 0V$, $V_{CM} = 1V$, Enable_{1,2} = V_{DD} , $C_L = 10$ pF, $R_L = 30$ k Ω , Load is connected to V_{SS} , $C_{COUPLING} = 10$ nF. **Boldface** limits apply at temperature range extremes of operating condition. See (*Note 2*)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
F	- Paradia Basanasa		(Note 7)	(Note 6)	(<i>Note 7</i>)	
	/ Domain Response	V 100 mV . 2 dD	1	70	1	NAL I-
SSBW	Small Signal Bandwidth	$V_{IN} = 100 \text{ mV}_{PP}; -3 \text{ dB}$		78		MHz
LSBW	Large Signal Bandwidth	$V_{IN} = 1.0 V_{PP}; -3 dB$		60		MHz
GFN	Gain Flatness < 0.1 dB	f > 100 kHz		4.9		MHz
Distortion	and Noise Performance		1		1	
ϕ_{n}	Phase Noise	$V_{IN} = 1 V_{PP}, f_C = 38.4 MHz, \Delta f = 1 kHz$		-123		dBc/Hz
		$V_{IN} = 1 V_{PP}, f_C = 38.4 MHz, \Delta f = 10 kHz$		-132		dBc/Hz
e _n	Input-Referred Voltage Noise	$f = 1 \text{ MHz}, R_{SOURCE} = 50\Omega$		13		nV/√Hz
I _{SOLATION}	Output to Input	$f = 1 \text{ MHz}, R_{SOURCE} = 50\Omega$		84		dB
СТ	Crosstalk Rejection	$f = 38.4 \text{ MHz}, V_{IN} = 1 V_{PP}$		41		dB
Time Dom	ain Response	•			,	
t _r	Rise Time	0.1 V _{PP} Step (10-90%)		6		ns
t _f	Fall Time			5		ns
t _s	Settling Time to 0.1%	1 V _{PP} Step		120		ns
OS	Overshoot	0.1 V _{PP} Step		37		%
SR	Slew Rate (Note 8)	V _{IN} = 2 V _{PP}		106		V/µs
Static DC	Performance	•	,		,	
I _S	Supply Current	Enable _{1,2} = V _{DD} ; No Load		2.3	2.7 2.9	mA
		$Enable_1 = V_DD$, $Enable_2 = V_SS$, No Load		1.3	1.5 1.6	mA
		Enable _{1,2} = V _{SS} ; No Load		30	41 46	μΑ
PSRR	Power Supply Rejection Ratio	DC (3.0V to 5.0V)	65 64	68		dB
A _{CL}	Small Signal Voltage Gain	V _{IN} = 0.2 V _{PP}	0.95	1.0	1.05	V/V
V _{OS}	Output Offset Voltage			-0.5	17 18	mV
TC V _{OS}	Temperature Coefficient Output Offset Voltage (<i>Note 9</i>)			2.8		μV/°C
R _{OUT}	Output Resistance	f = 100 kHz		0.6		6
		f = 38.4 MHz		166		Ω

Symbol	Parameter	Conditions	Min (<i>Note 7</i>)	Typ (<i>Note 6</i>)	Max (<i>Note 7</i>)	Units
Miscelland	eous Performance					
R _{IN}	Input Resistance per Buffer	Enable = V _{DD}		137		
		Enable = V _{SS}		137		kΩ
C _{IN}	Input Capacitance per Buffer	Enable = V _{DD}		1.3	_	
		Enable = V _{SS}		1.3		pF
Z _{IN}	Input Impedance	f = 38.4 MHz, Enable = V _{DD}		4.5		l-O
		f = 38.4 MHz, Enable = V _{SS}		4.2		kΩ
V _O	Output Swing Positive	$V_{IN} = V_{DD}$	2.66 2.65	2.69		V
	Output Swing Negative	$V_{IN} = V_{SS}$		19	35 37	mV
I _{sc}	Output Short-Circuit Current (Note 10, Note 11)	Sourcing, $V_{IN} = V_{DD}$, $V_{OUT} = V_{SS}$	-21 - 18	-25		
		Sinking, $V_{IN} = V_{SS}$, $V_{OUT} = V_{DD}$	23 15	25		mA
V _{en_hmin}	Enable High Active Minimum Voltage			1.2		
V _{en_Imax}	Enable Low Inactive Maximum Voltage			0.6		V

5V Electrical Characteristics

Unless otherwise specified, all limits are guaranteed for T_A = 25°C, V_{DD} = 5V, V_{SS} = 0V, V_{CM} = 1V, Enable_{1,2} = V_{DD} , C_L = 10 pF, R_L = 30 k Ω , Load is connected to V_{SS} , $C_{COUPLING}$ = 10 nF. **Boldface** limits apply at temperature range extremes of operating condition. See (*Note 2*)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
			(Note 7)	(Note 6)	(Note 7)	
Frequency	y Domain Response					
SSBW	Small Signal Bandwidth	$V_{IN} = 100 \text{ mV}_{PP}; -3 \text{ dB}$		87		MHz
LSBW	Large Signal Bandwidth	$V_{IN} = 1.0 V_{PP}; -3 dB$		68		MHz
GFN	Gain Flatness < 0.1 dB	f > 100 kHz		25		MHz
Distortion	and Noise Performance					
ϕ_n	Phase Noise	$V_{IN} = 1 V_{PP}$, $f_C = 38.4 MHz$, $\Delta f = 1 kHz$		-123		dBc/Hz
		$V_{IN} = 1 V_{PP}, f_C = 38.4 MHz, \Delta f = 10 kHz$		-132		dBc/Hz
e _n	Input-Referred Voltage Noise	$f = 1 \text{ MHz}, R_{SOURCE} = 50\Omega$		12		nV/√Hz
I _{SOLATION}	Output to Input	$f = 1 \text{ MHz}, R_{\text{SOURCE}} = 50\Omega$		84		dB
CT	Crosstalk Rejection	f = 38.4 MHz, P _{IN} = 0 dBm		59		dB
Time Dom	ain Response					
t _r	Rise Time	0.1 V _{PP} Step (10-90%)		6		ns
t _f	Fall Time			6		ns
t _s	Settling Time to 0.1%	1 V _{PP} Step		70		ns
os	Overshoot	0.1V _{PP} Step		13		%
SR	Slew Rate (Note 8)	V _{IN} = 2 V _{PP}		124		V/µs
Static DC	Performance					
I _S	Supply Current	Enable _{1,2} = V _{DD} ; No Load		3.4	4.0 4.1	mA
		$Enable_1 = V_{DD}$, $Enable_2 = V_{SS}$; No Load		1.8	2.2 2.3	mA
		Enable _{1,2} = V _{SS} ; No Load		32	43 49	μΑ

3

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
			(Note 7)	(Note 6)	(Note 7)		
PSRR	Power Supply Rejection Ratio	DC (3.0V to 5.0V)	65 64	68		dB	
A _{CL}	Small Signal Voltage Gain	$V_{IN} = 0.2 V_{PP}$	0.95	1.0	1.05	V/V	
V _{OS}	Output Offset Voltage			-1.4	21 22	mV	
TC V _{OS}	Temperature Coefficient Output Offset Voltage (<i>Note 9</i>)			2.4		μV/°C	
R _{OUT}	Output Resistance	f = 100 kHz		0.5		-	
		f = 38.4 MHz		126		Ω	
Miscellane	eous Performance						
R_{IN}	Input Resistance per Buffer	Enable = V _{DD}		138		kΩ	
		Enable = V _{SS}		138		K52	
C _{IN}	Input Capacitance per Buffer	Enable = V_{DD}		1.3		pF	
		Enable = V _{SS}		1.3			
Z _{IN}	Input Impedance	f = 38.4 MHz, Enable = V _{DD}		4.3		Lo	
		f = 38.4 MHz, Enable = V _{SS}		4.2		kΩ	
V _O	Output Swing Positive	$V_{IN} = V_{DD}$	4.96 4.95	4.99		V	
	Output Swing Negative	$V_{IN} = V_{SS}$		10	35 50	mV	
I _{sc}	Output Short-Circuit Current (Note 10, Note 11)	Sourcing, $V_{IN} = V_{DD}$, $V_{OUT} = V_{SS}$	-80 -62	-90		Δ	
		Sinking, $V_{IN} = V_{SS}$, $V_{OUT} = V_{DD}$	60 43	65		mA	
V _{en_hmin}	Enable High Active Minimum Voltage			1.2			
V _{en_lmax}	Enable Low Inactive Maximum Voltage			0.6		V	


Note 1: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of the device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.

Note 2: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by $T_{J_j(MAX)}$, θ_{JA} , and the ambient temperature T_A . The maximum allowable power dissipation is $P_{DMAX} = (T_{JMAX} - T_A) / \theta_{JA}$ or the number given in the *Absolute Maximum Ratings*, whichever is lower.

- Note 4: Human body model, applicable std. JESD22-A114C.
- Note 5: Machine model, applicable std. JESD22-A115-A.
- Note 6: Typical values represent the most likely parametric norms at $T_A = +25$ °C, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.
- Note 7: Datasheet min/max specification limits are guaranteed by test or statistical analysis.
- Note 8: Slew rate is the average of the rising and falling slew rates.
- Note 9: Average Temperature Coefficient is determined by dividing the changing in a parameter at temperature extremes by the total temperature change.
- Note 10: Short–Circuit test is a momentary test. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.
- Note 11: Positive current corresponds to current flowing into the device.


Block Diagram




Pin Descriptions

Pin No. LLP	Pin No. microSMD	Pin Name	Description
1	А3	V_{DD}	Voltage supply connection
2	A2	IN 1	Input 1
3	A1	IN 2	Input 2
4	B1	ENABLE 2	Enable buffer 2
5	C1	V _{SS}	Ground connection
6	C2	OUT 2	Output 2
7	C3	OUT 1	Output 1
8	В3	ENABLE 1	Enable buffer 1

Connection Diagrams8-Pin LLP





8-Bump micro SMD




Ordering Information

Package	Part Number	Package Marking	Transport Media	NSC Drawing	
8-Pin LLP	LMH2180YD	2180Y	1k Units Tape and Reel	YDA08A	
Solder Bump	LMH2180YDX	21001	4.5k Units Tape and Reel	YDAU8A	
0.0:11.0	LMH2180SD	2180S	1k Units Tape and Reel	SDA08A	
8-Pin LLP No Pullback	LMH2180SDE		250 Units Tape and Reel		
	LMH2180SDX		4.5k Units Tape and Reel		
8-Bump micro SMD	LMH2180TM	CA	250 Units Tape and Reel	TMD08AAA	
o-bump micro Sivid	LMH2180TMX	CA	3k Units Tape and Reel	TIVIDUOAAA	






Frequency Response Over Temperature




Frequency Response Over Temperature




Phase Response Over Temperature

30024605


6





Phase Response Over Temperature





30024608

























Transient Response Negative















































$\rm I_{SC}$ Sinking vs. $\rm V_{SUPPLY}$ Over Temperature





I_{SUPPLY} vs. V_{ENABLE}



30024636

Application Information

GENERAL

The LMH2180 is designed to minimize the effects of spurious signals from the base chip to the oscillator. Also the influence of varying load resistance and capacitance to the oscillator is minimized, while the drive capability is increased.

The inputs of the LMH2180 are internally biased at 1V, making AC coupling possible without external bias resistors.

To optimize current consumption, a buffer that is not in use can be disabled by connecting it's enable pin to V_{SS} .

The LMH2180 has no internal ground reference; therefore, either single or split supply configurations can be used.

The LMH2180 is an easy replacement for discrete circuitry. It simplifies board layout and minimizes the effect of layout related parasitic components.

INPUT CONFIGURATION

The internal 1V input biasing allows AC coupling of the input signal. This biasing avoids the use of external resistors, as depicted in *Figure 1*. The biasing prevents a large DC load at the oscillators output that creates a load impedance and may affect it's oscillating frequency. As a result of this biasing, the maximum amplitude of the AC signal is $2V_{\rm PP}$.

The coupling capacitance C1 should be large enough to let the AC signal pass. This is a unity gain buffer with rail-to-rail inputs and outputs.




FIGURE 1. Input Configuration

FREQUENCY PULLING

Frequency pulling is the frequency variation of an oscillator caused by a varying load. In the typical application, the load of the oscillator is a fixed capacitor (C1) in series with the input impedance of the buffer.

To keep the input impedance as constant as possible, the input is biased at 1V, even when the part is disabled. A simplified schematic of the input configuration is shown in *Figure*

ISOLATION AND CROSSTALK

Output to input isolation prevents the clock signal of the oscillator from being affected by spurious signals generated by the digital blocks behind the output buffer. See the characteristic graphic entitled Isolation Output to Input vs. Frequency.

A block diagram of the isolation is shown in *Figure 2*. Crosstalk rejection between buffers prevents signals from affecting each other. *Figure 2* shows a Baseband IC and a Bluetooth module as an example. See the characteristic graphic labeled Crosstalk Rejection vs. Frequency for more information.




FIGURE 2. Isolation Block Diagram

DRIVING CAPACITIVE LOADS

Each buffer can drive a capacitive load. Be aware that every capacitor directly connected to the output becomes part of the loop of the buffer. In most applications the load consists of the capacitance of copper tracks and the input capacitance of the application blocks. Capacitance reduces the gain/phase margin and decreases the stability. This leads to peaking in the frequency response and in extreme situations oscillations can occur. To drive a large capacitive load it is recommended to include a series resistor between the buffer and the load capacitor. The best value for this isolation resistance can be found by experimentation.

The LMH2180 datasheet reflects measurements with capacitive loads of 10 pF at the output of the buffers. Most common applications will probably use a lower capacitive load, which will result in lower peaking and significantly greater bandwidth, see *Figure 3*.




FIGURE 3. Bandwidth and Peaking

PHASE NOISE

A clock buffer adds noise to the clock signal. This noise causes uncertainty in the phase of the clock signal. This uncertainty is described by jitter (time domain) or phase noise (frequency domain). Communication systems, such as Wireless LAN, require a low jitter/phase noise clock signal to obtain a low Bit Error Rate. *Figure 4* shows the frequency domain representation of a clock signal with frequency $f_{\mathbb{C}}$. Without Phase Noise the entire signal power would only be located at the frequency $f_{\mathbb{C}}$. Phase Noise spreads some of the power to adjacent frequencies. Phase Noise is usually specified in dBc/Hz at a given frequency offset Δf from the carrier, where dBc is the power level in dB relative to the carrier. The noise power is measured within a 1 Hz bandwidth.




Figure 5 shows the setup used to measure the LMH2180 phase noise. The clock driving the LMH2180 is a state of the art 38.4MHz TCXO. Both the TCXO phase noise and the phase noise at the LMH2180 output were measured. At offset frequencies of 1 kHz and higher from the carrier, the TCXO phase noise is sufficiently low to accurately calculate the LMH2180 contribution to the phase noise at the output. The LMH6559, whose phase noise contribution can be neglected, is used to drive the 50Ω input impedance of the Signal Source Analyzer.

LAYOUT DESIGN RECOMMENDATION

Careful consideration during circuit design and PCB layout will eliminate problems and will optimize the performance of the LMH2180. It is best to have the same ground plane on the PCB for all decoupling and other ground connections.

To ensure a clean supply voltage it is best to place decoupling capacitors close to the LMH2180, between $\rm V_{DD}$ and $\rm V_{SS}$.

Another important issue is the value of the components, because this also determines the sensitivity to disturbances. Resistor values have to be low enough to avoid a significant noise contribution and large enough to avoid a significant increase in power consumption while loading inputs or outputs to heavily.

FIGURE 4. Phase Noise






FIGURE 5. Measurement Setup





8-Bump micro SMD NS Package Number TMD08AAA X1 = 1.215 \pm 0.030 mm, X2 = 1.215 \pm 0.030 mm, X3 = 0.600 \pm 0.075 mm

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Pr	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench	
Audio	www.national.com/audio	App Notes	www.national.com/appnotes	
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns	
Data Converters	www.national.com/adc	Samples	www.national.com/samples	
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards	
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging	
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green	
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts	
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality	
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback	
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy	
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions	
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero	
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic	
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training	

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2010 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia
Pacific Technical Support Center
Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com