**DATA SHEET** 

### GENERAL DESCRIPTION


The ICS8308I is a low-skew, 1-to-8 Fanout Buffer. The ICS8308I has two selectable clock inputs. The CLK, nCLK pair can accept most differential input levels. The LVCMOS\_CLK can accept LVCMOS or LVTTL input levels. The low impedance LVCMOS/ LVTTL outputs are designed to drive  $50\Omega$  series or parallel terminated transmission lines. The effective fanout can be increased from 8 to 16 by utilizing the ability of the outputs to drive two series terminated transmission lines.

The ICS8308I is characterized for 3.3V core/3.3V output, 3.3V core/2.5V output or 2.5V core/2.5V output operation. Guaranteed output and part-part skew characteristics make the 8308I ideal for those clock distribution applications requiring well defined performance and repeatability.


### **FEATURES**

- Eight LVCMOS/LVTTL outputs, ( $7\Omega$  typical output impedance)
- Selectable LVCMOS\_CLK or differential CLK, nCLK inputs
- · CLK, nCLK pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- Maximum Output Frequency: 350MHz
- Output Skew: (3.3V± 5%): 100ps (maximum)
- Part to Part Skew: (3.3V± 5%): 1ns (maximum)
- Supply Voltage Modes: (Core/Output) 3.3V/3.3V 3.3V/2.5V 2.5V/2.5V
- -40°C to 85°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

### **BLOCK DIAGRAM**



# PIN ASSIGNMENT



### ICS83081 24-Lead, 173-MIL TSSOP 4.4mm x 7.8mm x 0.925mm body package **G** Package Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Т	уре	Description
1, 11, 13, 15, 17, 19, 21, 23	Q0, Q1, Q7, Q6, Q5, Q4,Q3, Q2	Output		Clock outputs. LVCMOS / LVTTL interface levels.
2, 10, 14, 18, 22	GND	Power		Power supply ground.
3	CLK_SEL	Input	Pullup	Clock select input. Selects LVCMOS clock input when HIGH. Selects CLK, nCLK inputs when LOW. See Table 3A. LVCMOS / LVTTL interface levels.
4	LVCMOS_CLK	Input	Pullup	Clock input. LVCMOS / LVTTL interface levels.
5	CLK	Input	Pullup	Non-inverting differential clock input.
6	nCLK	Input	Pulldown	Inverting differential clock input.
7	CLK_EN	Input	Pullup	Clock enable. LVCMOS / LVTTL interface levels.
8	OE	Input	Pullup	Output enable. LVCMOS / LVTTL interface levels. See Table 3B.
9	$V_{_{ m DD}}$	Power		Power supply pin.
12, 16, 20, 24	V <sub>DDO</sub>	Power		Output supply pins.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
C <sub>PD</sub>	Power Dissipation Capacitance (per output)			12		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ
R <sub>out</sub>	Output Impedance		5	7	12	Ω

TABLE 3A. CLOCK SELECT FUNCTION TABLE

Control Input CLK_SEL 0	Clock Input			
CLK_SEL	Clock Input			
0	CLK, nCLK is selected			
1	LVCMOS_CLK is selected			

TABLE 3B. OE SELECT FUNCTION TABLE

Control Input	Output Operation
OE	Output Operation
0	Outputs Q0:Q7 are in Hi-Z (disabled)
1	Outputs Q0:Q7 are active (enabled)

TABLE 3C. CLOCK INPUT FUNCTION TABLE

		Inputs		Outputs	Innut to Output Made	Delevity
CLK_SEL	LVCMOS_CLK	CLK	nCLK	Q0:Q7	Input to Output Mode	Polarity
0		0	1	LOW	Differential to Single Ended	Non Inverting
0	_	1	0	HIGH	Differential to Single Ended	Non Inverting
0	_	0	Biased; NOTE 1	LOW	Single Ended to Single Ended	Non Inverting
0	_	1	Biased; NOTE 1	HIGH	Single Ended to Single Ended	Non Inverting
0	_	Biased; NOTE 1	0	HIGH	Single Ended to Single Ended	Inverting
0	_	Biased; NOTE 1	1	LOW	Single Ended to Single Ended	Inverting
1	0	_	_	LOW	Single Ended to Single Ended	Non Inverting
1	1	_		HIGH	Single Ended to Single Ended	Non Inverting

NOTE 1: Please refer to the Application Information section, "Wiring the Differential Input to Accept Single Ended Levels".

### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_{I}$  -0.5V to  $V_{DD}$  + 0.5 V

Outputs,  $V_{O}$  -0.5V to  $V_{DDO}$  + 0.5V

Package Thermal Impedance,  $\theta_{JA}$  70°C/W (0 Ifpm)

Storage Temperature, T<sub>STG</sub> -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ , Ta = -40° to 85°

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Power Supply Voltage		3.135	3.3	3.465	V
V <sub>DDO</sub>	Output Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current				46	mA
I <sub>DDO</sub>	Output Supply Current				11	mA

Table 4B. Power Supply DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ , Ta = -40° to 85°

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Power Supply Voltage		3.135	3.3	3.465	V
V <sub>DDO</sub>	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current				46	mA
I <sub>DDO</sub>	Output Supply Current				10	mA

Table 4C. Power Supply DC Characteristics,  $V_{DD}$ ,  $V_{DDO} = 2.5V \pm 5\%$ , Ta = -40° to 85°

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Power Supply Voltage		2.375	2.5	2.625	V
V <sub>DDO</sub>	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current				43	mA
I <sub>DDO</sub>	Output Supply Current				10	mA

Table 4D. DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ , Ta = -40° to 85°

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage	LVCMOS		2		V <sub>DD</sub> + 0.3	V
V	Input I ou Voltage	LVCMOS_CLK		-0.3		1.3	V
V <sub>IL</sub>	Input Low Voltage	CLK_EN, OE				0.8	V
I <sub>IN</sub>	Input Current		$V_{IN} = V_{DD}$ or $V_{IN} = GND$			300	μΑ
V <sub>OH</sub>	Output High Voltage; NOTE 1		I <sub>OH</sub> = -24mA	2.4			V
V	Output Low Voltage: NOTE 1		$I_{OL} = 24mA$			0.55	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		I <sub>OL</sub> = 12mA			0.30	V
V <sub>PP</sub>	Peak-to-Peak Input Voltage	CLK, nCLK		0.15		1.3	V
V <sub>CMR</sub>	Input Common Mode Voltage; NOTE 2, 3	CLK, nCLK		GND + 0.5		V <sub>DD</sub> - 0.85	V

NOTE 1: Outputs capable of driving  $50\Omega$  transmission lines terminated with  $50\Omega$  to  $V_{DDO}/2$ .

See Parameter Measurement section, "3.3V Output Load AC Test Circuit".

NOTE 2: For single ended applications, the maximum input voltage for CLK, nCLK is  $V_{DD}$  + 0.3V.

NOTE 3: Common mode voltage is defined as  $V_{\rm H}$ .

Table 4E. DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ , Ta = -40° to 85°

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage	LVCMOS		2		V <sub>DD</sub> + 0.3	٧
	Innut I am Valtage	LVCMOS_CLK		-0.3		1.3	٧
V <sub>IL</sub>	Input Low Voltage	CLK_EN, OE				0.8	V
I <sub>IN</sub>	Input Current		$V_{IN} = V_{DD}$ or $V_{IN} = GND$			300	μA
V <sub>OH</sub>	Output High Voltage; NOTE 1		I <sub>OH</sub> = -15mA	1.8			V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		I <sub>OL</sub> = 15mA			0.6	V
V <sub>PP</sub>	Peak-to-Peak Input Voltage	CLK, nCLK		0.15		1.3	V
V <sub>CMR</sub>	Input Common Mode Voltage; NOTE 2, 3	CLK, nCLK		GND + 0.5		V <sub>DD</sub> - 0.85	V

NOTE 1: Outputs capable of driving 50 $\Omega$  transmission lines terminated with 50 $\Omega$  to  $V_{DDO}/2$ .

See Parameter Measurement section, "3.3V Output Load AC Test Circuit".

NOTE 2: For single ended applications, the maximum input voltage for CLK, nCLK is  $V_{DD}$  + 0.3V.

NOTE 3: Common mode voltage is defined as  $V_{\rm H}$ .

Table 4F. DC Characteristics,  $V_{DD}$ ,  $V_{DDO} = 2.5V \pm 5\%$ , Ta = -40° to 85°

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage	LVCMOS		1.7		V <sub>DD</sub> + 0.3	V
V	Input Low Voltage	LVCMOS_CLK		-0.3		0.7	V
V <sub>IL</sub>	Input Low Voltage	CLK_EN, OE				0.7	V
I <sub>IN</sub>	Input Current		$V_{IN} = V_{DD}$ or $V_{IN} = GND$			300	μΑ
V <sub>OH</sub>	Output High Voltage; NOTE 1		I <sub>OH</sub> = -15mA	1.8			V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		I <sub>OL</sub> = 15mA			0.6	V
V <sub>PP</sub>	Peak-to-Peak Input Voltage	CLK, nCLK		0.15		1.3	V
V <sub>CMR</sub>	Input Common Mode Voltage; NOTE 2, 3	CLK, nCLK		GND + 0.5		V <sub>DD</sub> - 0.85	V

NOTE 1: Outputs capable of driving  $50\Omega$  transmission lines terminated with  $50\Omega$  to  $V_{ppo}/2$ .

See Parameter Measurement section, "3.3V Output Load AC Test Circuit".

NOTE 2: For single ended applications, the maximum input voltage for CLK, nCLK is V<sub>nn</sub> + 0.3V.

NOTE 3: Common mode voltage is defined as V<sub>III</sub>.

Table 5A. AC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ ,  $T_A = -40^{\circ}$  to  $85^{\circ}$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>out</sub>	Output Frequency					350	MHz
	Propagation Delay;	CLK, nCLK; NOTE 1	<i>f</i> ≤ 350MHz	2		4	ns
t <sub>PD</sub>		LVCMOS_CLK; NOTE 2	<i>f</i> ≤ 350MHz	2		4	ns
tsk(o)	Output Skew; NOTE	3, 7	Measured on rising edge @V <sub>DDO</sub> /2			100	ps
tsk(pp)	Part-to-Part Skew; NO	OTE 4, 7	Measured on rising edge @V <sub>DDO</sub> /2			1	ns
t <sub>R</sub> /t <sub>F</sub>	Output Rise/Fall Time	e	0.8V to 2V	0.2		1	ns
odc	Output Duty Cycle		$f \le 150$ MHz, Ref = CLK, nCLK	45		55	%
$t_{PZL}, t_{PZH}$	Output Enable Time;	NOTE 5				5	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time;	NOTE 5				5	ns
	Clock Enable	CLK_EN to CLK, nCLK		1			ns
t <sub>s</sub>	Setup Time; NOTE 6	CLK_EN to LVCMOS_CLK		0			ns
+	Clock Enable	CLK, nCLK to CLK_EN		0			ns
t <sub>H</sub>	Hold Time; NOTE 6	LVCMOS_CLK to CLK_EN		1			ns

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Measured from the differential input crossing point to  $V_{\tiny DDO}/2$  of the output.

NOTE 2: Measured from  $V_{DD}/2$  of the input to  $V_{DDO}/2$  of the output. NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at V<sub>DDO</sub>/2.

NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at V<sub>nnd</sub>/2.

NOTE 5: These parameters are guaranteed by characterization. Not tested in production.

NOTE 6: Setup and Hold times are relative to the rising edge of the input clock.

NOTE 7: This parameter is defined in accordance with JEDEC Standard 65.

Table 5B. AC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ , Ta = -40° to 85°

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>out</sub>	Output Frequency					350	MHz
t <sub>PD</sub>	Propagation Delay;	CLK, nCLK; NOTE 1	<i>f</i> ≤ 350MHz	2		4	ns
		LVCMOS_CLK; NOTE 2	<i>f</i> ≤ 350MHz	2		4	ns
tsk(o)	Output Skew; NOTE 3, 7		Measured on rising edge @V <sub>DDO</sub> /2			100	ps
tsk(pp)	Part-to-Part Skew; NOTE 4, 7		Measured on rising edge @V <sub>DDO</sub> /2			1	ns
t <sub>R</sub> /t <sub>F</sub>	Output Rise/Fall Time		0.6V to 1.8V	0.2		1.0	ns
odc	Output Duty Cycle		$f \le 150$ MHz, Ref = CLK, nCLK	45		55	%
$t_{PZL}, t_{PZH}$	Output Enable Time; NOTE 5					5	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time; NOTE 5					5	ns
t <sub>s</sub>	Clock Enable Setup Time; NOTE 6	CLK_EN to CLK, nCLK		1			ns
		CLK_EN to LVCMOS_CLK		0			ns
t <sub>H</sub>	Clock Enable Hold Time; NOTE 6	CLK, nCLK to CLK_EN		0			ns
		LVCMOS_CLK to CLK_EN		1			ns

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Measured from the differential input crossing point to  $V_{\text{\tiny DDO}}/2$  of the output.

NOTE 2: Measured from  $V_{DD}/2$  of the input to  $V_{DDO}/2$  of the output.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at V<sub>DDO</sub>/2.

NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at  $V_{ppo}/2$ .

NOTE 5: These parameters are guaranteed by characterization. Not tested in production.

NOTE 6: Setup and Hold times are relative to the rising edge of the input clock.

NOTE 7: This parameter is defined in accordance with JEDEC Standard 65.

Table 5C. AC Characteristics,  $V_{DD} = V_{DDO} = 2.5V \pm 5\%$ , Ta = -40° to  $85^{\circ}$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f <sub>out</sub>	Output Frequency					350	MHz
t <sub>PD</sub>	Propagation Delay;	CLK, nCLK; NOTE 1	<i>f</i> ≤ 350MHz	1.5		4.2	ns
		LVCMOS_CLK; NOTE 2	<i>f</i> ≤ 350MHz	1.7		4.4	ns
tsk(o)	Output Skew; NOTE 3, 7		Measured on rising edge @V <sub>DDO</sub> /2			160	ps
tsk(pp)	Part-to-Part Skew; NOTE 4, 7		Measured on rising edge @V <sub>DDO</sub> /2			2	ns
t <sub>R</sub> /t <sub>F</sub>	Output Rise/Fall Time		0.6V to 1.8V	0.2		1.0	ns
odc	Output Duty Cycle		$f \le 150$ MHz, Ref = CLK, nCLK	40		60	%
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time; NOTE 5					5	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time; NOTE 5					5	ns
t <sub>s</sub>	Clock Enable Setup Time; NOTE 6	CLK_EN to CLK, nCLK		1			ns
		CLK_EN to LVCMOS_CLK		0			ns
t <sub>H</sub>	Clock Enable Hold Time; NOTE 6	CLK, nCLK to CLK_EN		0			ns
		LVCMOS_CLK to CLK_EN		1			ns

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Measured from the differential input crossing point to  $V_{\tiny DDO}/2$  of the output.

NOTE 2: Measured from  $V_{DD}/2$  of the input to  $V_{DDO}/2$  of the output.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at V<sub>DDO</sub>/2.


NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at  $V_{nno}/2$ .


NOTE 5: These parameters are guaranteed by characterization. Not tested in production.

NOTE 6: Setup and Hold times are relative to the rising edge of the input clock.


NOTE 7: This parameter is defined in accordance with JEDEC Standard 65.

# PARAMETER MEASUREMENT INFORMATION







### 3.3V Core/3.3V OUTPUT LOAD ACTEST CIRCUIT




### 3.3V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT



### 2.5V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT



### DIFFERENTIAL INPUT LEVEL





### **OUTPUT SKEW**


-1.25V±5%

### PART-TO-PART SKEW

# PARAMETER MEASUREMENT INFORMATION, CONTINUED







### OUTPUT RISE/FALL TIME

# Q0:Q7 $\frac{V_{DDO}}{t_{PW}}$ $odc = \frac{t_{PW}}{t_{PERIOD}} \times 100\%$

### OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

### PROPAGATION DELAY

# **APPLICATION INFORMATION**

### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how a differential input can be wired to accept single ended levels. The reference voltage  $V_{\text{REF}} = V_{\text{DD}}/2$  is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the  $V_{\text{REF}}$  in the center of the input voltage swing. For example, if the input clock swing is 2.5V and  $V_{\text{DD}} = 3.3V$ , R1 and R2 value should be adjusted to set  $V_{\text{REF}}$  at 1.25V. The values below are for when both the single-ended swing and  $V_{\text{DD}}$  are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission line

impedance. For most 50 applications, R3 and R4 can be  $100\Omega$ . The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however  $V_{IL}$  cannot be less than -0.3V and  $V_{IH}$  cannot be more than  $V_{DD}$  + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.




FIGURE 1. RECOMMENDED SCHEMATIC FOR WIRING A DIFFERENTIAL INPUT TO ACCEPT SINGLE-ENDED LEVELS

### DIFFERENTIAL CLOCK INPUT INTERFACE

The CLK /nCLK accepts LVDS, LVPECL, LVHSTL, SSTL, HCSL and other differential signals. Both differential signals must meet the  $V_{\mbox{\tiny PP}}$  and  $V_{\mbox{\tiny CMR}}$  input requirements. Figures 2A to 2E show interface examples for the CLK/nCLK input driven by the most common driver types. The input interfaces suggested here are examples

only. Please consult with the vendor of the driver component to confirm the driver termination requirements. For example in *Figure 2A*, the input termination applies for IDT LVHSTL drivers. If you are using an LVHSTL driver from another vendor, use their termination recommendation.




FIGURE 2A. CLK/nCLK INPUT DRIVEN BY IDT'S LVHSTL DRIVER




FIGURE 2B. CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 2C. CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER




FIGURE 2D. CLK/nCLK INPUT DRIVEN BY 3.3V LVDS DRIVER




FIGURE 2E. CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE

### SCHEMATIC EXAMPLE

Figure 3 shows a schematic example of the ICS8308I. In this example, the LVCMOS\_CLK input is selected. The decoupling

capacitors should be physically located near the power pin.




FIGURE 3. ICS8308I LVPECL BUFFER SCHEMATIC EXAMPLE

### RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

### INPUTS:

### **CLK INPUT**

For applications not requiring the use of the test clock, it can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from the CLK input to ground.

### **CLK/nCLK INPUTS**

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from CLK to ground.

### LVCMOS CONTROL PINS

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

### **OUTPUTS:**

### LVCMOS OUTPUTS

All unused LVCMOS output can be left floating. There should be no trace attached.

## **Power On Sequence**

There is no power on sequence requirement for the V  $_{\tiny DD}$  and V  $_{\tiny DDO}$  is turned on before the V  $_{\tiny DD}$ , there will be unknown state at the outputs during initial condition when the V  $_{\tiny DDO}$  is on and V  $_{\tiny DDO}$  is off.

# RELIABILITY INFORMATION

Table 6.  $\theta_{_{\mathrm{JA}}}$ vs. Air Flow Table for 24 Lead TSSOP

# $\theta_{IA}$ by Velocity (Linear Feet per Minute)

0200500Multi-Layer PCB, JEDEC Standard Test Boards70°C/W63°C/W60°C/W

### **TRANSISTOR COUNT**

The transistor count for ICS8308I is: 1040

# PACKAGE OUTLINE AND DIMENSIONS

### PACKAGE OUTLINE - G SUFFIX FOR 24 LEAD TSSOP




TABLE 7. PACKAGE DIMENSIONS

CVMPOL	Millimeters		
SYMBOL	Minimum	Maximum	
N	2	4	
A		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	7.70	7.90	
E	6.40 E	BASIC	
E1	4.30	4.50	
е	0.65 BASIC		
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

REFERENCE DOCUMENT: JEDEC Publication 95, MO-153

TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8308AGI	ICS8308AGI	24 Lead TSSOP	tube	-40°C to 85°C
8308AGIT	ICS8308AGI	24 Lead TSSOP	tape & reel	-40°C to 85°C
8308AGILF	ICS8308AGILF	24 Lead "Lead-Free" TSSOP	tube	-40°C to 85°C
8308AGILFT	ICS8308AGILF	24 Lead "Lead-Free" TSSOP	tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

REVISION HISTORY SHEET					
Rev	Table	Page	Description of Change		
Α		11	Added Schematic Layout	4/16/04	
В	T4B T4E T5B	1 3 4 6 8	Features section - added mix supply voltage bullet. Added Mix Power Supply Table. Added Mix DC Characteristics Table. Added Mix AC Characteristics Table. Added Mix Output Load AC Test Circuit Diagram.	10/20/04	
В	T8	14	Ordering Information Table - added "Lead-Free" part number.	1/12/05	
В	Т8	1 10 14	Corrected Block Diagram, added CLK_SEL. Added "Recommendations for Unused Input and Output Pins". Ordering Information Table - added Lead-Free note.	7/25/05	
В		1	Pin Assignment - corrected package information from 300-MIL to 173-MIL.	8/4/06	
В	ТЗВ	2	Added OE Select Function Table.	10/16/07	
С	T4F T5A - T5C T8	5 5 -7 14	DC Characteristics - corrected V <sub>IH</sub> min. from 2V to 1.7V; V <sub>IL</sub> max. from 1.3V to 0.7V. AC Characteristics - added thermal note.  Ordering Information Table - deleted ICS prefix from Part/Order Number column.	7/16/09	
С	10 12		Updated Wiring the <i>Differential Input to Accept Single-ended Levels a</i> pplication note.  Added <i>Power On Sequence</i> application note.	3/23/11	

# We've Got Your Timing Solution.



6024 Silver Creek Valley Road San Jose, CA 95138

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775

www.IDT.com/go/contactIDT

**Tech Support** 

netcom@idt.com +480-763-2056

© 2011 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, the IDT logo, ICS and HiPerClockS are trademarks of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA