UltraMAX™

LX5248 / LX5249

9-LINE LVD SCSI TERMINATOR

PRELIMINARY DATA SHEET

DESCRIPTION

Differential (LVD) Terminator designed to Differential Sense (DIFFSENSE) Pin Supplies comply with the LVD termination specification in A Voltage Between 1.2V And 1.4V. the SPI-2 document. The LX5248/49 is designed In application, the terminator DIFFSENSE output specifically for LVD applications. Because the is connected to the system DIFFSENSE line. If LX5248/49 supports only LVD, it has lower there are no single ended or HVD devices output capacitance than multimode terminators attached to the system the LVD output will be such as the LX5240.

The LX5248/49 Utilizes Linfinity's UltraMAX **Technology** which delivers the ultimate in SCSI bus performance while saving component cost and board area. Elimination of the external capacitors also mitigates the need for a lengthy capacitor selection process. The individual high bandwidth drivers also maximize channel separation and LOW. During sleep mode, power dissipation is reduces channel-to-channel noise and cross talk. reduced to a meager 5µA, while also placing all The high-bandwidth UltraMAX architecture outputs in a HI Z state. Also during sleep mode, insures ULTRA-2 performance, while providing a the DIFFSENSE function is disabled and is clear migration path to ULTRA-3 and beyond.

The LX5248/49 IC is a Low Voltage When The LX5248/49 Is Enabled, The

enabled. If the DIFFSENSE line is LOW, indicating a single ended device, the LX5248/49 output will be HiZ. If the DIFFSENSE line is HIGH, indicating a high voltage differential device the LX5248/49 output will be HiZ.

The LX5248/49 IC Has A TTL Compatible **DISCONNECT Pin.** The LX5248/49 is active placed in a HI Z state.

IMPORTANT: For the most current data, consult MICROSEMI's website: http://www.microsemi.com

KEY FEATURES

- 2.5pF Typical Disabled Output Capacitance
- Fast Response, No External Capacitors Required
- 5µA Supply Current In Disconnect Mode
- 20mA Supply Current During Normal Operation
- Logic Command Disconnects All Termination Lines
- Diffsense Line Driver
- **Current Limit And Thermal** Protection
- Compliant with SP1-2 (Ultra2) and SP1-3 (Ultra 160)
- Pin Compatible With Industry Standard Multi-Mode **Terminators**
- For UCC5240 Pin Compatible LVD ONLY Terminator (See LX5245/5246)

PRODUCT HIGHLIGHT V_{OD} **Bus Voltage** $V_{OD} = V_{(-)} - V_{(+)}, Logic = 0$ $V_{(+)}$ **NEGATED** 100mV > CM 0V -100mV LX5248/49 LX5248/49 PACKAGE ORDER INFO Plastic TSSOP Plastic TSSOP Plastic TSSOP \mathbf{DB} 36-Pin 24-Pin 28-Pin T_A (°C) RoHS Compliant / Pb-free RoHS Compliant / Pb-free RoHS Compliant / Pb-free Transition DC: 0535 Transition DC: 0442 Transition DC: 0518 0 to 70 LX5249CDBK LX5249CPW LX5248CPW

Note: Available in Tape & Reel. Append the letters "TR" to the part number. (i.e. LX5249CDBK-TR)

PRELIMINARY DATA SHEET

ABSOLUTE MAXIMUM RATINGS (Note 1)

TermPwr Voltage	+6.5V
Signal Line Voltage	
Differential Voltage	0V to 6.5V
Operating Junction Temperature	
Plastic (PW Package)	150°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 seconds)	300°C
RoHS / Pb-free Peak Package Solder Reflow Temp. (40 sec. ma	ax. exp.)260°C($+0$, -5)

Note 1. Exceeding these ratings could cause damage to the device. All voltages are with respect to Ground. Currents are positive into, negative out of the specified terminal.

THERMAL DATA

DB PACKAGE:

THERMAL RESISTANCE-JUNCTION TO AMBIENT, $\theta_{_{JA}}$	50°C/W
PW PACKAGE:	

THERMAL RESISTANCE-JUNCTION TO AMBIENT, $\theta_{_{JA}}$

100°C/W

Junction Temperature Calculation: $T_J = T_A + (P_D \times \theta_{JA})$.

The θ_{JA} numbers are guidelines for the thermal performance of the device pc-board system. All of the above assume no ambient airflow.

MASTER / SLAVE FUNCTION TABLE


MASTER / SLAVE	DIFFSENSE Status	Output Current
L*	HI Z	0mA
Н	1.3V	15mA Source
Open (Pull-up)	1.3V	15mA Source

^{*} When in Low state, terminator will detect state of DIFFSENSE line.


DIFFSENSE / Power Up / Power Down Function Table

LX5248/LX5249 DISCONNECT	DIFFSENSE	Out Status	outs Type	Quiescent Current
L	L < 0.5V	Disable	HiZ	2mA
L	0.7V to 1.9V	Enable	LVD	21mA
L	H > 2.4V	Disable	HiZ	2mA
Н	X	Disable	HiZ	10μΑ
Open	Х	Disable	HiZ	10μΑ


PACKAGE PIN OUTS



LX5249C ("N.C." = No Internal Connection) **DB PACKAGE** (Top View)



LX5249CPW ("N.C." = No Internal Connection) **PW PACKAGE** (Top View)



LX5248CPW ("N.C." = No Internal Connection) **PW PACKAGE** (Top View)

RoHS / Pb-free 100% Matte Tin Lead Finish

PRELIMINARY DATA SHEET

RECOMMENDED OPERATING CONDITIONS (Note 2)

Parameter	Symbol	Recommended Operating Conditions			Units
		Min.	Тур.	Max.	Ullits
Termpwr Voltage	V _{TERM}	3.0		5.25	٧
Signal Line Voltage		0		5.0	٧
Disconnect Input Voltage		0		V _{TERM}	٧
Operating Junction Temperature Range					
LX5248 / LX5249		0		70	°C

Note 2. Range over which the device is functional.

ELECTRICAL CHARACTERISTICS

(Unless otherwise specified, these specifications apply over the operating ambient temperature range of $0^{\circ}\text{C} \leq T_{\Lambda} \leq 70^{\circ}\text{C}$. TermPwr = 3.3V, DISCONNECT: LX5248/49 = L. Low duty cycle pulse testing techniques are used which maintains junction and case temperatures equal to the ambient temperature.)

			LX5248 / 5249			Units
Parameter Sym		Test Conditions		Тур.	Max.	
LVD Terminator Section					,	
TermPwr Supply Current	LVD I _{cc}	All term lines = Open		21	25	mA
		DISCONNECT: LX5248/49 = H		5	10	μA
Common Mode Voltage	V _{CM}		1.125	1.25	1.375	٧
Offset Voltage (Fail Safe Bias Voltage)	V _{FSB}	Open circuit between - and + (see Note 3)	100	112	125	m۷
Differential Terminator Impedance	Z _D	$V_{OD} = -1V \text{ to } 1V$	100	105	110	Ω
Common Mode Impedance	Z _{CM}	0V to 2.5V	100	200	300	Ω
Output Capacitance	Co	DISCONNECT: LX5248/49 = H		2.5		рF
Output Leakage	I _{LEAK}	DISCONNECT: LX5248/49 = H, V _{LINE} = 0 to 4V, T _A =25°C		0	2	μA
		DISCONNECT: LX5248/49 = H, V _{TERM} = 0V, V _{LINE} = 2.7V		1		μA
Mode Change Delay	t _{DF}	DIFFSENSE = 1.4V to 0V	100	150		ms
DIFFSENSE Section						
DIFFSENSE Output Voltage	V _{DIFF}		1.2	1.3	1.4	٧
DIFFSENSE Output Source Current	I _{DIFF}	DIFFSENSE = 0V	5.0		15.0	mA
DIFFSENSE Sink Current	I _{SINK (DIFF)}	V _{IN} = 2.75V			200	μA
DIFFSENSE Output Leakage	I _{SINK (DIFF)}	DISCONNECT: LX5248/49 = H, T _A = 25°C			10	μA
DISCONNECT Section						
DISCONNECT Threshold	V _{TH}		0.8		2.0	٧
Input Current	l _{il}	DISCONNECT: LX5248/49 = 0V			10	μΑ
MASTER / SLAVE Section			·	·		
MASTER / SLAVE Threshold	V _{TH (MS)}		0.8		2.0	٧
Input Current	I _{IL (MS)}	MASTER / SLAVE: LX5248/49 = 0V			10	μA

Note 3. Open circuit failsafe voltage.



PRELIMINARY DATA SHEET

BLOCK DIAGRAM Power ON 1 of 9 ${\rm V}_{\rm TERMPWR}$ 1.07mA Internal V_{REF} 1.30V LVD (-) LVD ×SE O ZD(-) Zcm 200 LVD 1.25V ZD(+) 52.5 HVD LVD (+) LVD ×SE_O M/S 10mA DIFFSENSE 1.07mA HVD LATCH - HVD Window - LVD DIFF B - SE Power ON & Mode Change Power ON Delay FIGURE 1 — LX5248 / 5249 Block Diagram

PRELIMINARY DATA SHEET

FUNCTIONAL PIN DESCRIPTION

Pin Designator	Description
1-, 2-, 3-, 4-, 5-, 6-, 8-, 8-, 9-/	Negative signal termination lines.
1+, 2+, 3+, 4+, 5+, 6+, 7+, 8+, 9+/	Positive signal termination lines.
V _{TERM}	Power supply pin for terminator. Connect to SCSI bus TERMPWR. Must be decoupled by one $4.7\mu\text{F}$ low-ESR capacitor for every three terminator devices. It is absolutely necessary to connect this pin to the decoupling capacitor through a very low impedence (big traces on PCB). Keeping distances very short from the decoupling capacitors to the V_{TERM} pin is also critical. The value of the decoupling capacitor is somewhat layout dependant and some applications may benefit from high-frequency decoupling with $0.1\mu\text{F}$ capacitors right at V_{TERM} pin.
DISCONNECT/	Enables / disables terminator. See Power Down Function Table for logic level per device.
GND/	Terminator ground pin. Connect to ground.
MASTER / SLAVE/	Sometimes referred to as M/S pin in this data sheet. Used to select which terminator is the controlling device. MASTER/SLAVE pin High or Open enables the DIFFSENSE output drive. Please see MASTER/SLAVE Function Table.
DIFFSENSE/	This is a dual function pin. It drives the SCSI bus DIFFSENS line. It is also the sense pin to detect the SCSI bus mode (LVD, SE or HVD). DIFFSENSE output drive can be disabled with Low level on the MASTER/SLAVE pin. Please see DIFFSENSE and MASTER/SLAVE Function Tables. Internally connected to DIFFB pin through 20kOhm resistor.
DIFFB/	Internally connected to DIFFSENSE pin through 20kOhm resistor. It can be used as a mode sense pin when the device is a non-controlling terminator (MASTER/SLAVE pin is Low). An RC filter (20kOhm / 0.1 µF) is not required on the LX5249, as it has an internal timer.
SE/	Single-ended output; when High, terminator is operating in SE mode.
LVD/	Low Voltage Differential output. When High, terminator is operating in LVD mode.
HVD/	High Voltage Differential output. When High, terminator is operating in HVD mode.
HEATSINK/	Attached to die mounting pad, but not bonded to GND pin. Pins should be considered a heat sink only, and not a true groung connection. It is recommended that these pins be connected to ground, but can be left floating.



PRELIMINARY DATA SHEET




FIGURE 2 — LX5248 / 5249 Application Schematic

UltraMAX is a trademark of Linfinity Microelectronics Inc.

PRELIMINARY DATA - Information contained in this document is pre-production data, and is proprietary to LinFinity. It may not modified in any way without the express written consent of LinFinity. Product referred to herein is offered in sample form only, and Linfinity reserves the right to change or discontinue this proposed product at any time.

