

# DS92LV010A Bus LVDS 3.3/5.0V Single Transceiver

#### **General Description**

The DS92LV010A is one in a series of transceivers designed specifically for the high speed, low power proprietary bus backplane interfaces. The device operates from a single 3.3V or 5.0V power supply and includes one differential line driver and one receiver. To minimize bus loading the driver outputs and receiver inputs are internally connected. The logic interface provides maximum flexibility as 4 separate lines are provided (DIN, DE,  $\overline{\text{RE}}$ , and ROUT). The device also features flow through which allows easy PCB routing for short stubs between the bus pins and the connector. The driver has 10 mA drive capability, allowing it to drive heavily loaded backplanes, with impedance as low as 27 Ohms.


The driver translates between TTL levels (single-ended) to Low Voltage Differential Signaling levels. This allows for high speed operation, while consuming minimal power with reduced EMI. In addition the differential signaling provides common mode noise rejection of  $\pm 1V$ .

The receiver threshold is  $\pm 100 mV$  over a  $\pm 1V$  common mode range and translates the low voltage differential levels to standard (CMOS/TTL) levels.

#### **Features**


- Bus LVDS Signaling (BLVDS)
- Designed for Double Termination Applications
- Balanced Output Impedance
- Lite Bus Loading 5pF typical
- Glitch free power up/down (Driver disabled)
- 3.3V or 5.0V Operation
- ±1V Common Mode Range
- ±100mV Receiver Sensitivity
- High Signaling Rate Capability (above 100 Mbps)
- Low Power CMOS design
- Product offered in 8 lead SOIC package
- Industrial Temperature Range Operation

#### **Connection Diagram**



Order Number DS92LV010ATM See NS Package Number M08A

# **Block Diagram**



TRI-STATE® is a registered trademark of National Semiconductor Corporation.

#### **Absolute Maximum Ratings** (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Bus Pin Voltage (DO/Rl $\pm$ ) -0.3V to +3.9V Driver Short Circuit Current Continuous ESD (HBM 1.5 k $\Omega$ , 100 pF) >2.0 kV Maximum Package Power Dissipation at 25°C SOIC 1025 mW

Derate SOIC Package 8.2 mW/°C

Junction Temperature +150°C

Storage Temperature
Range -65°C to +150°C

Lead Temperature
(Soldering, 4 sec.) 260°C

# Recommended Operating Conditions

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> ), or	3.0	3.6	V
Supply Voltage (V <sub>CC</sub> )	4.5	5.5	V
Receiver Input Voltage	0.0	2.9	V
Operating Free Air	-40	+85	°C
Temperature			

#### 3.3V DC Electrical Characteristics (Notes 2, 3)

 $T_A = -40^{\circ}C$  to +85°C unless otherwise noted,  $V_{CC} = 3.3V \pm 0.3V$ 

Symbol	Parameter	Conditions		Pin	Min	Тур	Max	Units
V <sub>OD</sub>	Output Differential Voltage	$R_L = 27\Omega$ , Figure 1		DO+/RI+,	140	250	360	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change			DO-/RI-		3	30	mV
V <sub>os</sub>	Offset Voltage	1			1	1.25	1.65	V
$\Delta V_{OS}$	Offset Magnitude Change	]				5	50	mV
I <sub>OSD</sub>	Output Short Circuit Current	$V_O = 0V$ , $DE = V_{CC}$		7		-12	-20	mA
$\overline{V_{OH}}$	Voltage Output High	V <sub>ID</sub> = +100 mV	$I_{OH} = -400 \mu A$	R <sub>OUT</sub>	2.8	3		V
		Inputs Open			2.8	3		V
		Inputs Shorted			2.8	3		V
		Inputs Terminated, $R_L = 27\Omega$			2.8	3		V
V <sub>OL</sub>	Voltage Output Low	$I_{OL} = 2.0 \text{ mA}, V_{ID} = -100 \text{ mV}$		1		0.1	0.4	V
I <sub>os</sub>	Output Short Circuit Current	$V_{OUT} = 0V, V_{ID} = +100 \text{ mV}$			-5	-35	-85	mA
$V_{TH}$	Input Threshold High	DE = 0V		DO+/RI+,			+100	mV
V <sub>TL</sub>	Input Threshold Low			DO-/RI-	-100			mV
I <sub>IN</sub>	Input Current	$DE = 0V, V_{IN} = +2.4V, or 0V$			-20	±1	+20	μA
		$V_{CC} = 0V, V_{IN} = +2.4V, \text{ or } 0V$			-20	±1	+20	μA
V <sub>IH</sub>	Minimum Input High Voltage			DIN, DE,	2.0		V <sub>cc</sub>	V
V <sub>IL</sub>	Maximum Input Low Voltage			RE	GND		0.8	V
I <sub>IH</sub>	Input High Current	$V_{IN} = V_{CC}$ or 2.4V				±1	±10	μΑ
I <sub>IL</sub>	Input Low Current	V <sub>IN</sub> = GND or 0.4V				±1	±10	μA
V <sub>CL</sub>	Input Diode Clamp Voltage	$I_{CLAMP} = -18 \text{ mA}$			-1.5	-0.8		V
I <sub>CCD</sub>	Power Supply Current	$DE = \overline{RE} = V_{CC}, R_L = 27\Omega$		V <sub>CC</sub>		13	20	mA
I <sub>CCR</sub>	1	DE = RE = 0V		7		5	8	mA
I <sub>CCZ</sub>		DE = 0V, RE = V <sub>CC</sub>				3	7.5	mA
I <sub>CC</sub>		$\overline{DE = V_{CC}, \overline{RE} = 0V, R_L = 27\Omega}$		7		16	22	mA
C <sub>output</sub>	Capacitance @ BUS Pins			DO+/RI+, DO-/RI-		5		pF

#### **5V DC Electrical Characteristics** (Notes 2, 3)

 $T_A = -40^{\circ}C$  to +85°C unless otherwise noted,  $V_{CC} = 5.0V \pm 0.5V$ 

Symbol	Parameter	Conditions		Pin	Min	Тур	Max	Units
V <sub>OD</sub>	Output Differential Voltage	$R_L = 27\Omega$ , Figure 1		DO+/RI+,	145	270	390	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change	]		DO-/RI-		3	30	mV
V <sub>os</sub>	Offset Voltage	]			1	1.35	1.65	V
ΔV <sub>OS</sub>	Offset Magnitude Change	]				5	50	mV
I <sub>OSD</sub>	Output Short Circuit Current	$V_O = 0V$ , DE = $V_{CC}$		1		-12	-20	mA
V <sub>OH</sub>	Voltage Output High	V <sub>ID</sub> = +100 mV	$I_{OH} = -400 \ \mu A$	R <sub>OUT</sub>	4.3	5.0		V
		Inputs Open			4.3	5.0		V
		Inputs Shorted			4.3	5.0		V
		Inputs Terminated, $R_L = 27\Omega$			4.3	5.0		V
V <sub>OL</sub>	Voltage Output Low	$I_{OL} = 2.0 \text{ mA}, V_{ID} = -100 \text{ mV}$				0.1	0.4	V
I <sub>os</sub>	Output Short Circuit Current	$V_{OUT} = 0V, V_{ID} = +100 \text{ mV}$	$V_{OUT} = 0V, V_{ID} = +100 \text{ mV}$		-35	-90	-130	mA
V <sub>TH</sub>	Input Threshold High	DE = 0V		DO+/RI+, DO-/RI-			+100	mV
V <sub>TL</sub>	Input Threshold Low				-100			mV
I <sub>IN</sub>	Input Current	DE = 0V, V <sub>IN</sub> = +2.4V, or 0V			-20	±1	+20	μΑ
		$V_{CC} = 0V, V_{IN} = +2.4V, \text{ or } 0V$			-20	±1	+20	μΑ
V <sub>IH</sub>	Minimum Input High Voltage				2.0		$V_{CC}$	V
V <sub>IL</sub>	Maximum Input Low Voltage			RE	GND		0.8	V
I <sub>IH</sub>	Input High Current	$V_{IN} = V_{CC}$ or 2.4V				±1	±10	μΑ
I <sub>IL</sub>	Input Low Current	V <sub>IN</sub> = GND or 0.4V				±1	±10	μA
V <sub>CL</sub>	Input Diode Clamp Voltage	$I_{CLAMP} = -18 \text{ mA}$			-1.5	-0.8		V
I <sub>CCD</sub>	Power Supply Current	$DE = \overline{RE} = V_{CC}, R_L = 27\Omega$		V <sub>CC</sub>		17	25	mA
I <sub>CCR</sub>		$DE = \overline{RE} = 0V$				6	10	mA
I <sub>CCZ</sub>		$DE = 0V, \overline{RE} = V_{CC}$				3	8	mA
I <sub>cc</sub>		$\overline{DE = V_{CC}, \overline{RE} = 0V, R_L = 27\Omega}$		]		20	25	mA
C <sub>output</sub>	Capacitance @ BUS Pins			DO+/RI+, DO-/RI-		5		pF

**Note 1:** "Absolute Maximum Ratings" are these beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground except  $V_{OD}$ ,  $V_{ID}$ ,  $V_{TH}$  and  $V_{TL}$  unless otherwise specified.

Note 3: All typicals are given for  $V_{CC}$  = +3.3V or 5.0 V and  $T_A$  = +25°C, unless otherwise stated.

Note 4: ESD Rating: HBM (1.5 k $\Omega$ , 100 pF) > 2.0 kV EAT (0 $\Omega$ , 200 pF) > 300V.

Note 5:  $C_L$  includes probe and fixture capacitance.

Note 6: Generator waveforms for all tests unless otherwise specified: f = 1MHz, ZO = 50Ω, tr, tf ≤ 6.0ns (0%–100%) on control pins and ≤ 1.0ns for RI inputs.

Note 7: The DS92LV010A is a current mode device and only function with datasheet specification when a resistive load is applied between the driver outputs.

Note 8: For receiver TRI-STATE® delays, the switch is set to  $V_{CC}$  for  $t_{PZL}$ , and  $t_{PLZ}$  and to GND for  $t_{PZH}$ , and  $t_{PHZ}$ .

## 3.3V AC Electrical Characteristics (Note 6)

 $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ ,  $V_{CC} = 3.3V \pm 0.3V$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
DIFFERENTIAL DRIVER TIMING REQUIREMENTS							
t <sub>PHLD</sub>	Differential Prop. Delay High to Low	$R_L = 27\Omega$ , Figures 2, 3	1.0	3.0	5.0	ns	
t <sub>PLHD</sub>	Differential Prop. Delay Low to High	C <sub>L</sub> = 10 pF	1.0	2.8	5.0	ns	
t <sub>SKD</sub>	Differential SKEW It PHLD - tPLHD			0.2	1.0	ns	
t <sub>TLH</sub>	Transition Time Low to High			0.3	2.0	ns	
t <sub>THL</sub>	Transition Time High to Low			0.3	2.0	ns	

Symbol	Parameter	Conditions	Min	Тур	Max	Units		
t <sub>PHZ</sub>	Disable Time High to Z	$R_L = 27\Omega$ , Figures 4, 5	0.5	4.5	9.0	ns		
t <sub>PLZ</sub>	Disable Time Low to Z	C <sub>L</sub> = 10 pF	0.5	5.0	10.0	ns		
t <sub>PZH</sub>	Enable Time Z to High		2.0	5.0	7.0	ns		
t <sub>PZL</sub>	Enable Time Z to Low		1.0	4.5	9.0	ns		
DIFFEREN	DIFFERENTIAL RECEIVER TIMING REQUIREMENTS							
t <sub>PHLD</sub>	Differential Prop. Delay High to Low	Figures 6, 7	2.5	5.0	12.0	ns		
t <sub>PLHD</sub>	Differential Prop. Delay Low to High	C <sub>L</sub> = 10 pF	2.5	5.5	10.0	ns		
t <sub>SKD</sub>	Differential SKEW It PHLD - tPLHD			0.5	2.0	ns		
t <sub>r</sub>	Rise Time			1.5	4.0	ns		
t <sub>f</sub>	Fall Time			1.5	4.0	ns		
t <sub>PHZ</sub>	Disable Time High to Z	$R_L = 500\Omega$ , Figures 8, 9	2.0	4.0	6.0	ns		
t <sub>PLZ</sub>	Disable Time Low to Z	C <sub>L</sub> = 10 pF	2.0	5.0	7.0	ns		
t <sub>PZH</sub>	Enable Time Z to High	(Note 8)	2.0	7.0	13.0	ns		
t <sub>PZL</sub>	Enable Time Z to Low		2.0	6.0	10.0	ns		

# **5V AC Electrical Characteristics** (Note 6)

 $T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \ V_{CC} = 5.0V \pm 0.5V$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Units
_ <u></u> _	NTIAL DRIVER TIMING REQUIREMENT			71		
t <sub>PHLD</sub>	Differential Prop. Delay High to Low	$R_1 = 27\Omega$ , Figures 2, 3	0.5	2.7	4.5	ns
t <sub>PLHD</sub>	Differential Prop. Delay Low to High	C <sub>L</sub> = 10 pF	0.5	2.5	4.5	ns
t <sub>SKD</sub>	Differential SKEW It PHLD - tPLHD			0.2	1.0	ns
t <sub>TLH</sub>	Transition Time Low to High			0.3	2.0	ns
t <sub>THL</sub>	Transition Time High to Low			0.3	2.0	ns
t <sub>PHZ</sub>	Disable Time High to Z	$R_1 = 27\Omega$ , Figures 4, 5	0.5	3.0	7.0	ns
t <sub>PLZ</sub>	Disable Time Low to Z	$C_L = 10 \text{ pF}$	0.5	5.0	10.0	ns
t <sub>PZH</sub>	Enable Time Z to High		2.0	4.0	7.0	ns
t <sub>PZL</sub>	Enable Time Z to Low		1.0	4.0	9.0	ns
	NTIAL RECEIVER TIMING REQUIREME	NTS				
t <sub>PHLD</sub>	Differential Prop. Delay High to Low	Figures 6, 7	2.5	5.0	12.0	ns
t <sub>PLHD</sub>	Differential Prop. Delay Low to High	C <sub>L</sub> = 10 pF	2.5	4.6	10.0	ns
t <sub>SKD</sub>	Differential SKEW It <sub>PHLD</sub> - t <sub>PLHD</sub> I			0.4	2.0	ns
t <sub>r</sub>	Rise Time			1.2	2.5	ns
t <sub>f</sub>	Fall Time			1.2	2.5	ns
t <sub>PHZ</sub>	Disable Time High to Z	$R_1 = 500\Omega$ , Figures 8, 9	2.0	4.0	6.0	ns
t <sub>PLZ</sub>	Disable Time Low to Z	C <sub>L</sub> = 10 pF	2.0	4.0	6.0	ns
t <sub>PZH</sub>	Enable Time Z to High	(Note 8)	2.0	5.0	9.0	ns
t <sub>PZL</sub>	Enable Time Z to Low		2.0	5.0	7.0	ns

# **Test Circuits and Timing Waveforms**




FIGURE 1. Differential Driver DC Test Circuit




FIGURE 2. Differential Driver Propagation Delay and Transition Time Test Circuit




FIGURE 3. Differential Driver Propagation Delay and Transition Time Waveforms




FIGURE 4. Driver TRI-STATE Delay Test Circuit




FIGURE 5. Driver TRI-STATE Delay Waveforms




FIGURE 6. Receiver Propagation Delay and Transition Time Test Circuit




FIGURE 7. Receiver Propagation Delay and Transition Time Waveforms

6




FIGURE 8. Receiver TRI-STATE Delay Test Circuit






FIGURE 9. Receiver TRI-STATE Delay Waveforms TRI-STATE Delay Waveforms

# **Typical Bus Application Configurations**



#### **Bi-Directional Half-Duplex Point-to-Point Applications**



**Multi-Point Bus Applications** 

## **Application Information**

There are a few common practices which should be implied when designing PCB for BLVDS signaling. Recommended practices are:

- Use at least 4 layer PCB board (BLVDS signals, ground, power and TTL signals).
- Keep drivers and receivers as close to the (BLVDS port side) connector as possible.
- Bypass each BLVDS device and also use distributed bulk capacitance. Surface mount capacitors placed close to power and ground pins work best. Two or three multi-layer ceramic (MLC) surface mount capacitors (0.1 μF, and 0.01 μF in parallel should be used between each V<sub>CC</sub> and ground. The capacitors should be as close as possible to the V<sub>CC</sub> pin.
- Use the termination resistor which best matches the differential impedance of your transmission line.
- · Leave unused LVDS receiver inputs open (floating)

**TABLE 1. Functional Table** 

MODE SELECTED	DE	RF
DRIVER MODE	J_	
	П .	П .
RECEIVER MODE	L	L
TRI-STATE MODE	L	Н
LOOP BACK MODE	Н	L

**TABLE 2. Transmitter Mode** 

	INPUTS	OUTI	PUTS
DE	DI	DO+	DO-
Н	L	L	Н
Н	Н	Н	L
Н	2 > & > 0.8	Х	Х
L	Χ	Z	Z

L = Low state H = High state

**TABLE 3. Receiver Mode** 

	INPUTS		
RE	(RI+)-(RI-)		
L	L (< -100 mV)	L	
L	H (> +100 mV)	Н	
L	100 mV > & > -100 mV	Х	
Н	X	Z	

X = High or Low logic state

Z = High impedance state


L = Low state

H = High state

**TABLE 4. Device Pin Descriptions** 

Pin Name	Pin #	Input/Output	Description
DIN	2	I	TTL Driver Input
DO±/RI±	6, 7	I/O	LVDS Driver Outputs/LVDS Receiver Inputs
R <sub>out</sub>	3	0	TTL Receiver Output
RE	5	1	Receiver Enable TTL Input (Active Low)
DE	1		Driver Enable TTL Input (Active High)
GND	4	NA	Ground
V <sub>CC</sub>	8	NA	Power Supply

# Physical Dimensions inches (millimeters) unless otherwise noted



## **Notes**

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support		
Amplifiers	www.national.com/amplifiers	WEBENCH	www.national.com/webench	
Audio	www.national.com/audio	Analog University	www.national.com/AU	
Clock Conditioners	www.national.com/timing	App Notes	www.national.com/appnotes	
Data Converters	www.national.com/adc	Distributors	www.national.com/contacts	
Displays	www.national.com/displays	Green Compliance	www.national.com/quality/green	
Ethernet	www.national.com/ethernet	Packaging	www.national.com/packaging	
Interface	www.national.com/interface	Quality and Reliability	www.national.com/quality	
LVDS	www.national.com/lvds	Reference Designs	www.national.com/refdesigns	
Power Management	www.national.com/power	Feedback	www.national.com/feedback	
Switching Regulators	www.national.com/switchers			
LDOs	www.national.com/ldo			
LED Lighting	www.national.com/led			
PowerWise	www.national.com/powerwise			
Serial Digital Interface (SDI)	www.national.com/sdi			
Temperature Sensors	www.national.com/tempsensors			
Wireless (PLL/VCO)	www.national.com/wireless			

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright@ 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email:

Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171

Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560