


Monolithic Peak Detector with Reset-and-Hold Mode

PKD01

FUNCTIONAL BLOCK DIAGRAM



The output buffer amplifier features an FFT input stage to reduce droop rate error during lengthy peak hold periods. A bias current cancellation circuit minimizes droop error at high ambient temperatures.

Through the $\overline{\text{DET}}$ control pin, new peaks may either be detected or ignored. Detected peaks are presented as positive output levels. Positive or negative peaks may be detected without additional active circuits, since Amplifier A can operate as an inverting or noninverting gain stage.

An uncommitted comparator provides many application options. Status indication and logic shaping/shifting are typical examples.

FEATURES

Monolithic Design for Reliability and Low Cost High Slew Rate: $0.5 V/\mu s$ Low Droop Rate $T_A = 25^{\circ}C$: 0.1 mV/msLow Zero-Scale Error: 4 mVDigitally Selected Hold and Reset Modes Reset to Positive or Negative Voltage Levels Logic Signals TTL and CMOS Compatible Uncommitted Comparator On-Chip Available in Die Form

GENERAL DESCRIPTION

The PKD01 tracks an analog input signal until a maximum amplitude is reached. The maximum value is then retained as a peak voltage on a hold capacitor. Being a monolithic circuit the PKD01 offers significant performance and package density advantages over hybrid modules and discrete designs without sacrificing system versatility. The matching characteristics attained in a monolithic circuit provide inherent advantages when charge injection and droop rate error reduction are primary goals.

Innovative design techniques maximize the advantages of monolithic technology. Transconductance (g_m) amplifiers were chosen over conventional voltage amplifier circuit building blocks. The g_m amplifiers simplify internal frequency compensation, minimize acquisition time and maximize circuit accuracy. Their outputs are easily switched by low glitch current steering circuits. The steered outputs are clamped to reduce charge injection errors upon entering the hold mode or exiting the reset mode. The inherently low zero-scale error is further reduced by active Zener-Zap trimming to optimize overall accuracy.

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2001

PKD01—SPECIFICATIONS ELECTRICAL CHARACTERISTICS (@ $V_s = \pm 15 V$, $C_H = 1000 pF$, $T_A = 25^{\circ}C$, unless otherwise noted.)

			1	KD01A		Pl	KD01F		
Parameter	Symbol	Conditions	Min	Тур	Max	Min	Тур	Max	Unit
g _m AMPLIFIERS A, B									
Zero-Scale Error	V _{ZS}			2	4		3	7	mV
Input Offset Voltage	V _{os}			2	3		3	6	mV
Input Bias Current	IB			80	150		80	250	nA
Input Offset Current	I _{OS}			20	40		20	290 75	nA
Voltage Gain	Av	$R_{\rm L} = 10 \ {\rm k}\Omega, V_{\rm O} = \pm 10 \ {\rm V}$	18	25	10	10	25	15	V/mV
Open-Loop Bandwidth	BW	$A_{\rm V} = 1$	10	0.4		10	0.4		MHz
Common-Mode Rejection Ratio		$-10 \text{ V} \le \text{V}_{\text{CM}} \le +10 \text{ V}$	80	90		74	90		dB
Power Supply Rejection Ratio	PSRR	$\pm 9 \text{ V} \le \text{V}_{\text{S}} \le \pm 18 \text{ V}$	86	96		76	96 96		dB
Input Voltage Range ¹	V _{CM}	± 9 V \leq VS \leq ± 10 V	± 10	±11		± 10	±11		V
Slew Rate	SR SR			0.5		10	0.5		V/µs
Feedthrough Error ¹	SK	AV = 20 V DET = 1 DET = 0	66	0.5 80		66	80		
		$\Delta V_{\rm IN} = 20 \text{ V}, \text{ DET} = 1, \text{ RST} = 0$	66	80		66	80		dB
Acquisition Time to		20 X Store A = 11		4.1	70		4.1	70	
0.1% Accuracy ¹	t _{AQ}	20 V Step, $A_{VCL} = +1$		41	70		41	70	μs
Acquisition Time to	t _{AQ}	20 V Step, $A_{VCL} = +1$		45			45		μs
0.01% Accuracy ¹									
COMPARATOR									
Input Offset Voltage	Vas			0.5	1.5		1	3	mV
Input Bias Current				700	1000		700	1000	nA
Input Offset Current	$I_{J_{s}}$			75	300		75	300	nA
Voltage Gain	A	2 Kn Pull-Up Resistor to 5 V	5	7.5		3.5	7.5		V/mV
Common-Mode Bejection Ratio	CMARR	$10 V \leq V_{CM} \leq 10 V$	82	106		82	106		dB
Power Supply Rejection Ratio	PSRR	$\pm 9 \text{V} \leq \text{V} \leq \pm 18 \text{V}$	167	90		76	90		dB
Input Voltage Range ¹	Vem		$ _{\pm 1}$			±11.5	5 ±12.5		V
Low Output Voltage	V _{OL}	$I_{SINK} \leq 5 \text{ pA}$ Logic GND = 0 V	$ -0 _{2}$	+0.15		-0.2		+0.4	V
"OFF" Output Leakage Current		Vour-SV	1 1-	25	807		25	80-	μA
Output Short-Circuit Current	I _{SC}	$V_{OUT} = 5 V$	7	12	45	7	127	45	mA~
Response Time ²	t _S	5 mV Overdrive, 2 k2 Pull-Up		150	/ ~	17	150/	7	ns/
F	-3	Resistor to 5 V		<u> </u>	' /		/	/	
				$\neg \iota$	\sim			+-	
DIGITAL INPUTS – RST, \overline{DET}^2								/	1. r
Logic "1" Input Voltage	V _H		2			2		/	N. /
Logic "0" Input Voltage	VL				0.8			0.8	P_{\cdot}
Logic "1" Input Current	I _{INH}	$V_{\rm H} = 3.5 \rm V$		0.02	1		0.02	1	μA
Logic "0" Input Current	I _{INL}	$V_L = 0.4 V$		1.6	10		1.6	10	μA
MISCELLANEOUS									
Droop Rate ³	V _{DR}	$T_{I} = 25^{\circ}C$		0.01	0.07		0.01	0.1	mV/ms
F	· DK	$T_A = 25^{\circ}C$			0.15		0.03		mV/ms
Output Voltage Swing:	V _{OP}	$\frac{1}{\text{DET}} = 1$		0.01	0115		0.05	0.20	
Amplifier C	· OP	$R_L = 2.5 \text{ k}\Omega$	+11 5	5 ±12.5	5	±11	±12		v
Short-Circuit Current:			<u> </u>	· _ 12.J	•	<u> </u>	<u> </u>		'
Amplifier C	I _{SC}		7	15	40	7	15	40	mA
Switch Aperture Time			'	15 75	τu		75	ч	
Switch Switching Time	t _{AP}			75 50			75 50		ns
	ts SR	P = 2.5 kO							ns V/ue
Slew Rate: Amplifier C		$R_L = 2.5 \text{ k}\Omega$		2.5	7		2.5	0	V/µs
Power Supply Current	I _{SY}	No Load		5	7		6	9	mA

NOTES

¹Guaranteed by design.

 $^{2}\overline{\text{DET}} = 1, \text{RST} = 0.$

³Due to limited production test times, the droop current corresponds to junction temperature (T_J) . The droop current vs. time (after power-on) curve clarified this point. Since most devices (in use) are on for more than 1 second, ADI specifies droop rate for ambient temperature (T_A) also. The warmed-up (T_A) droop current specification is correlated to the junction temperature (T_J) value. ADI has a droop current cancellation circuit that minimizes droop current at high temperature. Ambient (T_A) temperature specifications are not subject to production testing.

Specifications subject to change without notice.

ELECTRICAL CHARACTERISTICS (@ $V_s = \pm 15 \text{ V}$, $C_H = 1000 \text{ pF}$, $-55^{\circ}\text{C} \le T_A \le +125^{\circ}\text{C}$ for PKD01AY, $-25^{\circ}\text{C} \le T_A \le +85^{\circ}\text{C}$ for PKD01EY, PKD01FY and $0^{\circ}\text{C} \le T_A \le +70^{\circ}\text{C}$ for PKD01EP, PKD01FP, unless otherwise noted.)

arameterSymbol g_m " AMPLIFIERS A, BZero-Scale Error V_{ZS} Input Offset Voltage V_{OS} Average Input Offset Drift ¹ TCV_{OS} Input Bias CurrentIBInput Offset CurrentIOSVoltage GainAvCommon-Mode Rejection RatioPSRRInput Voltage Range ¹ V_{CM}	$R_{\rm L} = 10 \text{ k}\Omega, V_{\rm O} = \pm 10 \text{ V}$	7		Typ 4 3 -9 160 30	Max 7 6 -24 250	Min	Typ 6 5 -9	Max 12 10 -24	Unit mV mV µV/°C
$\begin{array}{llllllllllllllllllllllllllllllllllll$	$R_{L} = 10 k\Omega, V_{O} = \pm 10 V$ -10 V ≤ V _{CM} ≤ +10 V			3 -9 160	6 -24		5 9	10	mV
$\begin{array}{llllllllllllllllllllllllllllllllllll$	$R_{L} = 10 k\Omega, V_{O} = \pm 10 V$ -10 V ≤ V _{CM} ≤ +10 V			3 -9 160	6 -24		5 9	10	mV
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	$R_{L} = 10 k\Omega, V_{O} = \pm 10 V$ -10 V ≤ V _{CM} ≤ +10 V			3 -9 160	6 -24		5 9	10	mV
Average Input Offset Drift1 TCV_{03} Input Bias CurrentIBInput Offset CurrentIOSVoltage GainAvCommon-Mode Rejection RatioCMREPower Supply Rejection RatioPSRR	$R_{L} = 10 k\Omega, V_{O} = \pm 10 V$ -10 V ≤ V _{CM} ≤ +10 V			-9 160	-24		-9		
	$R_{L} = 10 k\Omega, V_{O} = \pm 10 V$ -10 V ≤ V _{CM} ≤ +10 V			160					1 11 1// 21
	$-10 \text{ V} \le \text{V}_{\text{CM}} \le +10 \text{ V}$				250		160	500	$ \mu V / C $ nA
Voltage GainAvCommon-Mode Rejection RatioCMREPower Supply Rejection RatioPSRR	$-10 \text{ V} \le \text{V}_{\text{CM}} \le +10 \text{ V}$				100		160	150	
Common-Mode Rejection RatioCMREPower Supply Rejection RatioPSRR	$-10 \text{ V} \le \text{V}_{\text{CM}} \le +10 \text{ V}$		7 5		100	-	30 9	150	nA M/m V
Power Supply Rejection Ratio PSRR			7.5	9		5	-		V/mV
	$\pm 9 V \leq V_{\rm S} \leq \pm 18 V$		74	82		72	80		dB
Input Voltage Range ¹ V _{CM}	3		80	90		70	90		dB
		±	±10	±11		±10	± 11		V
Slew Rate SR				0.4			0.4		V/µs
Acquisition Time to 0.1% Accuracy ¹ t_{AQ}	20 V Step, $A_{VCL} = +1$			60			60		μs
OMPARATOR									
Input Offset Voltage V _{OS}				2	2.5		2	5	mV
Average Input Offset Drift ¹ TCV ₀₃				-4	-6		-4	-6	µV/°C
Input Bias Current I _B				1000	2000		1100	2000	'nA
Input Offset Current				100	600		100	600	nA
Voltage Gain A _V	2 k Ω Pull-Up Resistor to 5	$\mathbf{v} \mid 4$	4	6.5	000	2.5	6.5	000	V/mV
Common-Mode Rejection Ratio			80	100		80	92		dB
Power Supply Rejection Ratio) PSRB	± 9 V \leq V _S \leq ± 18 V	-	72	82		72	86		dB
Input Voltage Range ¹			±11	02		±11	00		V
Low Output Voltage	I _{SINK} ≤ 8 mA, Logic OND =		-0.2	+0.15	+0.4	-0.2	+0.15	+0.4	v
	$V_{\rm UT} = 5$		-0.2	25	100	-0.2	100	180	μA
Otput Short-Circuit Current	$V_{OUT} = 5V$	' ,	6	10^{-1}	45	6	100	45	mA
Response Time	5 mV Overdrive, 2 k Ω Pull-		0	19		<u> </u>	10	4)	
Response Time	Resistor to 5 V			200 /		$\neg [$	200	<u> </u>	ns
		++		<u> </u>			\leq	$\overline{}$	
DIGITAL INPUTS – RST, DET ²			_	Γ					
Logic "1" Input Voltage V _H		2	27	ΙL		2	11	/	<u>y</u> –
Logic "0" Input Voltage V _L					-0.8_		1.1	0.8	₩ <u></u>
Logic "1" Input Current I _{INH}	$V_{\rm H} = 3.5 {\rm V}$			0.02	<u> </u>		/0.0/2	1 /	/HA
Logic "0" Input Current I _{INL}	$V_{\rm L} = 0.4 \text{ V}$			2.5	15		2.\$	15	μA
IISCELLANEOUS									
Droop Rate ³ V _{DR}	$T_{I} = Max Operating Temp.$			1.2	10		3	15	mV/ms
-	$T_A = Max Operating Temp$								
	$\overline{\text{DET}} = 1$			2.4	20		6	20	mV/ms
Output Voltage Swing									
Amplifier C V _{OP}	$R_L = 2.5 k\Omega$	±	± 11	± 12		± 10.5	5±12		V
Short-Circuit Current									
Amplifier C I _{SC}		6	6	12	40	6	12	40	mA
Switch Aperture Time t_{AP}				75			75		ns
Slew Rate: Amplifier C SR	$R_L = 2.5 k\Omega$			2			2		V/µs
Power Supply Current I _{SY}	No Load			5.5	8		6.5	10	mA

NOTES

¹Guaranteed by design.

 $^{2}\overline{\text{DET}} = 1$, RST = 0.

³Due to limited production test times, the droop current corresponds to junction temperature (T_J). The droop current vs. time (after power-on) curve clarifies this point. Since most devices (in use) are on for more than 1 second, ADI specifies droop rate for ambient temperature (T_A) also. The warmed-up (T_A) droop current specification is correlated to the junction temperature (T_J) value. ADI has a droop current cancellation circuit that minimizes droop current at high temperature. Ambient (T_A) temperature specifications are not subject to production testing.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS^{1, 2}

Supply Voltage ±18 V
Input Voltage Equal to Supply Voltage
Logic and Logic Ground
Voltage Equal to Supply Voltage
Output Short-Circuit Duration Indefinite
Amplifier A or B Differential Input Voltage ±24 V
Comparator Differential Input Voltage ±24 V
Comparator Output Voltage
Equal to Positive Supply Voltage
Hold Capacitor Short-Circuit Duration Indefinite
Lead Temperature (Soldering, 60 sec) 300°C
Storage Temperature Range
PKD01AY, PKD01EY, PKD01FY65°C to +150°C
PKD01EP, PKD01FP
Operating Temperature Range
PKD01AY
PKD01EY, PKD01FY –25°C to +85°C
PKD01EP, PKD01FP 0°C to 70°C
Junction Temperature
NOTES

ORDERING GUIDE¹

Model ²	Temperature Range	Package Description	Package Option
PKD01AY	–55°C to +85°C	Cerdip	Q-14
PKD01EY	–25°C to +85°C	Cerdip	Q-14
PKD01FY	–25°C to +85°C	Cerdip	Q-14
PKD01EP	0°C to 70°C	Plastic DIP	N-14
PKD01FP	0°C to 70°C	Plastic DIP	N-14

NOTES

¹Burn-in is available on commercial and industrial temperature range parts in cerdip, plastic DIP, and TO-can packages.


²For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.

PIN CONFIGURATION

14 DET RST 1 13 LOGIC GND 2 V+ 12 COMP OUT OUTPUT 3 PKD01 ¹Absolute maximum rakings to both DICE and packaged parts, unless apply 11 -IN C C_H4 e noted. otherw 5 10 +IN C -IN A ²Stresse ause permaabove those listed under bsolute Maximum Ratings may 9 –IN B nent da mage to the devide. This is a stress rating only; functional operation of the 6 +IN A device these or any other conditions above those listed in the operational 8 +IN B sections of this specification is not implied. Exposure to abcolute max ratine may affect device reliabilit conditions for extended period THERMAL CHARACTERISTICS Package Type θ_{IA}^* θ_{JC} Unit °C/W 14-Lead Hermetic DIP (Y) 99 12 14-Lead Plastic DIP (P) °C/W 76 33 $^{*}\theta_{IA}$ is specified for worst-case mounting conditions, i.e., θ_{IA} is specified for device in socket for cerdip and PDIP packages. CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily WARNING!

accumulate on the human body and test equipment and can discharge without detection. Although the PKD01 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.





DICE CHARACTERISTICS

- 1. RST (RESET CONTROL)
 - 2. V+ 3. OUTPUT
- 4. CH (HOLD CAPACITOR)
- 5. INVERTING INPUT (A) NONINVERTING INPUT (A)
- 6.
- 7. 8. NONINVERTING INPUT (B)
- DIE SIZE 0.090 × 0.100 INCH, 9000 SQ. MILS (2.286 × 2.54mm, 5.8 SQ. mm)

FOR ADDITIONAL DICE INFORMATION REFER TO 1986 DATA BOOK, SECTION 2.

- 9. INVERTING INPUT (B) 10. COMPARATOR NONINVERTING INPUT
- 11. COMPARATOR INVERTING INPUT
- 12. COMPARATOR OUTPUT
- 13. LOGIC GROUND
- DET (PEAK DETECT CONTROL) 14. A, B (A) NULL
- C, D (B) NULL

WAFER TEST LIMITS (@ $V_s = \pm 15 V$, $C_H = 1000 pF$, $T_A = 25^{\circ}C$, unless otherwise noted.)

Parameter	Symbol	Conditions	PKD01N Limit	Unit
	- Cyllic Cl			
"g _m " AMPLIFIERS A, B Zero-Scale Error			7	mV max
	V _{ZS}		7	
Input Offset Voltage	Vos		6	mV max
Input Bias Current	IB		250	nA max
Input Offset Current	I _{os}		75	nA max
Voltage Gain	A _V	$R_{L} = 10 \text{ k}\Omega, V_{O} = \pm 10 \text{ V}$	10	V/mV min
Common-Mode Rejection Ratio	CMRR	$-10 \text{ V} \le \text{V}_{\text{CM}} \le +10 \text{ V}$	74	dB min
Power Supply Rejection Ratio	PSRR	$\pm 9 \text{ V} \le \text{V}_{\text{S}} \le \pm 18 \text{ V}$	76	dB min
Input Voltage Range ¹	V _{CM}		±11.5	V min
Feedthrough Error		$\Delta V_{IN} = 20 \text{ V}, \overline{\text{DET}} = 1, \text{RST} = 0$	66	dB min
COMPARATOR				
Input Offset Voltage	Vos		3	mV max
Input Bias Current	IB		1000	nA max
Input Offset Current	I _{OS}		300	nA max
Volta ge Gain¹	Av	2 k Ω Pull-Up Resistor to 5 V	3.5	V/mV min
Common-Mode Rejection Ratio	CMRR	$-10 \text{ V} \le \text{V}_{\text{CM}} \le +10 \text{ V}$	82	dB min
Power Supply Rejection Ratio	PSRR	$\pm 9 \text{ V} \le \text{V}_{\text{S}} \le \pm 18 \text{ V}$	76	dB min
Input Voltage Range		$\pm 9 V \leq V_S \geq \pm 10 V$	± 11.5	V min
	VCM	$\mathbf{L} = \mathbf{\zeta} \mathbf{S} = \mathbf{M} \mathbf{A} \mathbf{L} \mathbf{S} = \mathbf{S} \mathbf{M}$		
Low Output Voltage	V _{OL}	$I_{SINK} \le 5 \text{ mA}, \text{ Logic GND} = 5 \text{ V}$	0.4	V max
	$ \langle \rangle \rangle$		-0.2	V min
"OFF" Output Leakage Current		$V_{OUT} = 5 V$	80	μA max
Output Short-Circuit Gurrent	1_{sc}	$V_{OUT} = 5 V$	45	mA min
DIGITAL INPUTS-RST, DET ² Logic "1" Input Voltage Logic "0" Input Voltage Logic "1" Input Current	V _H V _L I _{INH}	V _H = 3.5 V	$\begin{array}{c} 7 \\ \hline 2 \\ \hline 1 \\ \hline 1 \\ \hline \end{array}$	mA min V min V/max μA/max
Logic "0" Input Current	I _{INL}	$V_L = 0.4 V$	10 / /	μA/mak
MISCELLANEOUS			7	
Droop Rate ³	V _{DR}	$T_{I} = 25^{\circ}C,$	0.1	nV/ms max
		$T_A = 25^{\circ}C$	0.20	mV/ms max
Output Voltage Swing Amplifier C	V _{OP}	$R_{\rm L} = 2.5 \ \rm k\Omega$	± 11	V min
Short-Circuit Current Amplifier C	I _{SC}	2	40	mA max
•			7	mA min
Power Supply Current	I _{SY}	No Load	9	mA max
g _m AMPLIFIERS A, B				
Slew Rate	SR		0.5	V/µs
Acquisition Time ¹	t _A	0.1% Accuracy, 20 V Step, $A_{VCL} = 1$	41	μs
requisition rime	t _A	0.01% Accuracy, 20 V Step, $A_{VCL} = 1$	45	μs
COMPARATOR				•
Response Time		5 mV Overdrive, 2 k Ω Pull-Up Resistor to 5 V	150	ns
_				
MISCELLANEOUS Switch Aperture Time			75	n
	t _{AP}		75 50	ns
Switching Time	t _s	$P = 2.5 \pm 0$	50 2.5	ns V/ue
Buffer Slew Rate	SR	$R_L = 2.5 \text{ k}\Omega$	2.5	V/µs


NOTES

¹Guaranteed by design.


 $^{2}\overline{\text{DET}} = 1$, RST = 0.

³Due to limited production test times, the droop current corresponds to junction temperature (T_j) . The droop current vs. time (after power-on) curve clarifies this point. Since most devices (in use) are on for more than 1 second, ADI specifies droop rate for ambient temperature (T_A) also. The warmed-up (T_A) droop current specification is correlated to the junction temperature (T_J) value. ADI has a droop current cancellation circuit that minimizes droop current at high temperature. Ambient (T_A) temperature specifications are not subject to production testing.


PKD01–Typical Performance Characteristics




TPC 1. A and B Input Range vs. Supply Voltage



TPC 2. A and B Amplifiers Offset Voltage vs. Temperature




TPC 3. A, B I_{OS} vs. Temperature




Supply Voltage (Dual Supply Operation)

Resistance


Temperature




TPC 10. Output Error vs. Frequency and Input Voltage




TPC 11. Settling Response




TPC 12. Settling Response






TPC 19. Off Isolation vs. Frequency



TPC 20. Droop Rate vs. Time after Power On

10000




TPC 21. Acquisition Time vs. External Hold Capacitor and Acquisition Step


10V


PEAK

50µs

5V







DETECTED

50µs


PEAK

RESET

5 V

ร่เ

C_н = 1000pF



TPC 25. Acquisition of Sine Wave Peak


3kHz

INPUT


TPC 26. Comparator Output Response Time (2 k Ω Pull-Up Resistor, T_A = 25°C)

DETECT ... RESET ··· RESET +10V ٥V INPUT -10V +10V OUTPUT ov ... -10V 10V TPC 24. Acquisition of Step Iı nı 5mV 50ns · COMPARATOR OUTPUT **OUTPUT VOLTAGE – V** INPUT VOLTAGE - mV 5 4 +5 0 3 -5 2 •• TIME - 50ns/DIV

TPC 27. Comparator Output Response Time (2 k Ω Pull-Up Resistor, T_A = 25°C)




TPC 28. Input Logic Range vs. Supply Voltage




TPC 29. Input Range of Logic Ground vs. Supply Voltage

100





TPC 30. Logic Input Current vs. Logic Input Voltage




T_A = 25°C V_{IN} = 0V C_H = 1000pF 80 뜅 POSITIVE SUPPLY (+15V +1V SIN ωT) Ē 60 Z NEGATIVE SUPPLY (-15V +1V SIN ω) 20 CHANNEL A = 1 CHANNEL B = 0 0 L 10 10k 1M 1k 10**0**k 100 FREQUENCY - H


TPC 31. Supply Current vs. Supply Voltage









TPC 34. Comparator Offset Voltage vs. Temperature




TPC 35. Comparator I_{OS} vs. Temperature




TPC 36. Comparator I_B vs. Temperature




TPC 37. Output Swing of Comparator vs. Supply Voltage



TPC 38. Comparator Response Time vs. Temperature



TPC 39. Comparator Transfer Characteristic




THEORY OF OPERATION

The typical peak detector uses voltage amplifiers and a diode or an emitter follower to charge the hold capacitor, C_H , indirectionally (see Figure 1). The output impedance of A plus D_1 's dynamic impedance, r_d , make up the resistance which determines the feedback loop pole. The dynamic impedance is

 $r_d = \frac{kT}{qI_d}$, where I_d is the capacitor charging current.

The pole moves toward the origin of the S plane as I_d goes to zero. The pole movement in itself will not significantly lengthen the acquisition time since the pole is enclosed in the system feedback loop.



acquisition time. ADI's approach replaces the input voltage amplifier with a transconductance amplifier (see Figure 2).

The PKD01 transfer function can be reduced to:

$$\frac{V_{OUT}}{V_{IN}} = \frac{1}{1 + \frac{sC_H}{g_m} + \frac{1}{g_m R_{OUT}}} \approx \frac{1}{1 + \frac{sC_H}{g_m}}$$

where: $g_m \approx 1 \ \mu \text{A/mV}$, $R_{OUT} \approx 20 \ \text{M}\Omega$.

The diode in series with A's output (see Figure 2) has no effect because it is a resistance in series with a current source. In addition to simplifying the system compensation, the input transconductance amplifier output current is switched by current steering. The steered output is clamped to reduce and match any charge injection.





Figure 2. Transconductance Amplifier Peak Detector

Figure 3 shows a simplified schematic of the reset g_m amplifier, B. In the track mode, Q_1 and Q_4 are ON and Q_2 and Q_3 are OFF. A current of 2I passes through D_1 , I is summed at B and passes through Q_1 , and is summed with $g_m V_{IN}$. The current sink can absorb only 3I, thus the current passing through D_2 can only be: $2K - g_m V_{IN}$. The net current into the hold capacitor node then, is $g_m V_{IN} [I_H = 2I - (2I - g_m V_{IN})]$. In the hold mode, Q_2 and Q_3 are ON while Q_1 and Q_4 are OFF. The net current into the top of D_1 is –I until D_3 turns ON. With Q_1 OFF, the bottom of D_2 is pulled up with a current I until D_4 turns ON, thus, D_1 and D_2 are reverse biased by <0.6 V, and charge injection is independent of input level.

The monolithic layout results in points A and B having equal nodal capacitance. In addition, matched diodes D_1 and D_2 have equal diffusion capacitance. When the transconductance amplifier outputs are switched open, points A and B are ramped equally, but in opposite phase. Diode clamps D_3 and D_4 cause the swings to have equal amplitudes. The net charge injection (voltage change) at node C is therefore zero.







Figure 4. Peak Detecting Transconductance Amplifier with Switched Output


Downloaded from Elcodis.com electronic components distributor

APPLICATIONS INFORMATION

Optional Offset Voltage Adjustment

Offset voltage is the primary zero scale error component since a variable voltage clamp limits voltage excursions at D_1 's anode and reduces charge injection. The PKD01 circuit gain and operational mode (positive or negative peak detection) determine the applicable null circuit. Figures 5 through 8 are suggested circuits. Each circuit also corrects amplifier C offset voltage error.








Figure 6. Vos Null Circuit for Differential Peak Detector

A. Nulling Gated Output g_m Amplifier A. Diode D_1 must be conducting to close the feedback circuit during amplifier A V_{OS} adjustment. Resistor network $R_A - R_C$ cause D_1 to conduct slightly. With DET = 0 and $V_{IN} = 0$ V, monitor the PKD01 output. Adjust the null potentiometer until $V_{OUT} = 0$ V. After adjustment, disconnect R_C from C_H .

B. Nulling Gated g_m Amplifier B. Set Amplifier B signal input to $V_{IN} = 0$ V and monitor the PKD01 output. Set DET = 1, RST = 1 and adjust the null potentiometer for $V_{OUT} = 0$ V. The circuit gain—inverting or noninverting—will determine which null circuit illustrated in Figures 5 through 8 is applicable.




Figure 8. V_{OS} Null Circuit for Positive Peak Detector with Gain

PEAK HOLD CAPACITOR RECOMMENDATIONS

The hold capacitor (C_H) serves as the peak memory element and compensating capacitor. Stable operation requires a minimum value of 1000 pF. Larger capacitors may be used to lower droop rate errors, but acquisition time will increase.

Zero scale error is internally trimmed for $C_{\rm H}$ = 1000 pF. Other $C_{\rm H}$ values will cause a zero scale shift which can be approximated with the following equation.

$$\Delta V_{ZS}(mV) = \frac{1 \times 10^3 (pC)}{C_H(nF)} - 0.6 \, mV$$

The peak hold capacitor should have very high insulation resistance and low dielectric absorption. For temperatures below 85°C, a polystyrene capacitor is recommended, while a Teflon capacitor is recommended for high temperature environments.

CAPACITOR GUARDING AND GROUND LAYOUT

Ground planes are recommended to minimize ground path resistance. Separate analog and digital grounds should be used. The two ground systems are tied together only at the common system ground. This avoids digital durrents returning to the system ground hrough the analog ground path




Figure 9. C_H Terminal (Pin 4) Guarding. See Text.

The C_H terminal (Pin 4) is a high impedance point. To minimize gain errors and maintain the PKD01's inherently low droop rate, guarding Pin 4 as shown in Figure 9 is recommended.

COMPARATOR

The comparator output high level (V_{OH}) is set by external resistors. It is possible to optimize noise immunity while interfacing to all standard logic families—TTL, DTL, and CMOS. Figure 10 shows the comparator output with external level-setting resistors. Table I gives typical R1 and R2 values for common circuit conditions.

The maximum comparator high output voltage $\left(V_{OH}\right)$ should be limited to:

$$V_{OH}$$
 (maximum) < V+ -2.0 V

With the comparator in the low state (V_{OL}), the output stage will be required to sink a current approximately equal to $V_C/R1$.




Figure 10. Comparator Output with External Level-Setting Resistors

	1	IZ		
Vc	V _{OH}	R 1	R2	$R1 \approx \frac{V_C}{I_{SINK}}$
5 5 15 15 15 15	3.5 5.0 3.5 5.0 7.5 10.0	2.7 kΩ 2.7 kΩ 4.7 kΩ 4.7 kΩ 7.5 kΩ 7.5 kΩ	 6.2 kΩ ∞ 1.5 kΩ 2.4 kΩ 7.5 kΩ 15 kΩ 	$R2 \approx \left(\frac{1}{\frac{V_C}{V_{OH}} - 1}\right)$

PEAK DETECTOR LOGIC CONTROL (RST, DET)

The transconductance amplifier outputs are controlled by the digital logic signals RST and DET. The PKD01 operational mode is selected by steering the current (L) through Q_1 and Q_2 , thus providing high-speed switching and a predictable logic threshold. The logic threshold voltage is 1.4 W when digital ground is at zero volts.

Other threshold voltages (V_{FH}) hay be selected by applying the formula:

 $V_{TH} \approx 1.4 V + Digital Ground Potential.$

For proper operation, digital ground must always be at least 3.5 V below the positive supply and 2.5 V above the negative supply. The RST or DET signal must always be at least 2.8 V above the negative supply.

Operating the digital ground at other than zero volts does influence the comparator output low voltage. The V_{OL} level is referenced to digital ground and will follow any changes in digital ground potential:

 $V_{OL} \approx 0.2 V + Digital Ground Potential.$




Figure 11. Logic Control




Figure 12. Burn-In Circuit






Figure 14. Positive Peak Detector with Gain




Figure 15. Negative Peak Detector with Gain




Figure 17. Alternate Gain Configuration




Figure 18. Peak-to-Peak Detector




Figure 20. Peak Reading A/D Converter




Figure 21. Positive Peak Detector with Selectable Reset Voltage




Figure 22. Programmable Low Frequency Ramp Generator

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

