

**OBSOLETE** April 29, 2009 LM4546 AC '97 Rev 2

Codec with Sample Rate Conversion and National 3D Sound

## AC '97 Rev 2 Codec with Sample Rate Conversion and National 3D Sound

### **General Description**

The LM4546 is an audio codec for PC systems which is fully PC98 compliant and performs the analog intensive functions of the AC97 Rev 2 architecture. Using 18-bit Sigma-Delta A/ D's and D/A's, the LM4546 provides 90dB of Dynamic Range.

The LM4546 was designed specifically to provide a high quality audio path and provide all analog functionality in a PC audio system. It features full duplex stereo A/D's and D/A's and an analog mixer with 2 stereo and 3 mono inputs, each of which has separate gain, attenuation and mute control. The LM4546 also provides National's 3D Sound stereo enhancement.

The LM4546 supports variable sample rate conversion as defined in the AC97 Rev2 specification. The sample rate for the A/D and D/A can be programmed separately to convert any rate between 4kHz - 48kHz with a resolution of 1Hz. The AC97 architecture separates the analog and digital functions of the PC audio system allowing both for system design flexibility and increased performance.

## Key Specifications

- Analog Mixer Dynamic Range
- D/A Dynamic Range
  - - 90dB (typ)

97dB (typ)

89dB (typ)

#### Features


AC'97 Rev 2 compliant

A/D Dynamic Range

- National's 3D Sound circuitry
- High quality Sample Rate Conversion (SRC) from 4kHz to 48kHz in 1Hz increments
- Multiple Codec support
- Advanced power management support
- Digital 3V and 5V compliant

## Applications

- Desktop PC Audio Systems
- Portable PC Systems
- Mobile PC Systems



100985 © 2009 National Semiconductor Corporation

## Absolute Maximum Ratings (Note 3)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage	6.0V
Storage Temperature	-40°C to +150°C
Input Voltage	–0.3V to V <sub>DD</sub> +0.3V
ESD Susceptibility (Note 5)	2500V
pins 27, 28	1500V
pin 3	750V
ESD Susceptibility (Note 6)	200V
pin 3	100V
Junction Temperature	150°C
Soldering Information	

TQFP PackageVapor Phase (60 sec.)215°CInfrared (15 sec.)220°CSee AN-450 "Surface Mounting and their Effects on ProductReliability" for other methods ofsoldering surface mount devices.

 $\theta_{JA}$  (typ)—VBH48A 74°C/W

## **Operating Ratings**

Temperature	Range
-------------	-------

$T_{MIN} \le T_A \le T_{MAX}$	$-40^{\circ}C \le T_A \le 85^{\circ}C$
Analog Supply Range	$4.2V \le AV_{DD} \le 5.5V$
Digital Supply Range	$3.0V \le DV_{DD} \le 5.5V$

### Electrical Characteristics (Notes 1, 3)

The following specifications apply for  $AV_{DD} = 5V$ ,  $DV_{DD} = 5V$ , Fs = 48kHz, single codec configuration, unless otherwise noted. Limits apply for  $T_{a} = 25^{\circ}$ C. The reference for 0dB is 1Vrms unless otherwise specified.

Symbol	Parameter	Conditions		LM4546		
			Typical (Note 7)	Limit (Note 8)		
AV <sub>DD</sub>	Analog Supply Range			4.2	V (min)	
				5.5	V (max)	
DV <sub>DD</sub>	Digital Supply Range			3.0	V (min)	
				5.5	V (max)	
D <sub>IDD</sub>	Digital Quiescent Power Supply Current	$D_{VDD} = 5V$	43		mA	
		$D_{VDD} = 3.3V$	20		mA	
A <sub>IDD</sub>	Analog Quiescent Power Supply Current		53		mA	
I <sub>DSD</sub>	Digital Shutdown Current		500		μA	
I <sub>ASD</sub>	Analog Shutdown Current		30		μA	
V <sub>REF</sub>	Reference Voltage		2.23		V	
PSRR	Power Supply Rejection Ratio		40		dB	
Analog Loo	pthru Mode					
	Dynamic Range (Note 2)	CD Input to Line Output, -60dB Input THD +N, A-Weighted	97	90	dB (min)	
THD	Total Harmonic Distortion	$V_{O} = -3$ dB, f = 1kHz, R <sub>L</sub> = 10k $\Omega$	0.01	0.02	% (max)	
Analog Inpu	t Section					
V <sub>IN</sub>	Line Input Voltage		1		Vrms	
	Mic Input with 20dB Gain		0.1		Vrms	
	Mic Input with 0dB Gain		1		Vrms	
Xtalk	Crosstalk	CD Left to Right	-95		dB	
Z <sub>IN</sub>	Input Impedance(Note 2)		40	10	kΩ (min)	
C <sub>IN</sub>	Input Capacitance		15		pF	
	Interchannel Gain Mismatch	CD Left to Right	0.01		dB	
Record Gair	n Amplifier - A/D					
A <sub>S</sub>	Step Size	0dB to 22.5dB	1.5		dB	
Mixer Sectio	on					
A <sub>S</sub>	Step Size	+12dB to -34.5dB	1.5		dB	
A <sub>M</sub>	Mute Attenuation		86		dB	
	igital Converters					

Symbol	Parameter	Conditions	LM4	1546	Units (Limits)
			Typical (Note 7)	Limit (Note 8)	
	Resolution		18	, ,	Bits
	Dynamic Range (Note 2)	-60dB Input THD+N, A-Weighted	90	86	dB (min)
	Frequency Response	-1dB Bandwidth	20		kHz
Digital to An	alog Converters	1	•	•	
	Resolution		18		Bits
	Dynamic Range (Note 2)	-60dB Input THD+N, A-Weighted	89	85	dB (min)
ГНD	Total Harmonic Distortion	$V_{IN} = -3 dB$ , f=1kHz, $R_{L} = 10 k\Omega$	0.01		%
	Frequency Response		20 - 21k		Hz
	Group Delay (Note 2)			2	mS (max
	Out of Band Energy		-40		dB
	Stop Band Rejection		70		dB
D <sub>T</sub>	Discrete Tones		-96		dB
Digital I/O (N	lote 2)			•	•
V <sub>IL</sub>	Low level input voltage			0.30 x DVDD	V (max)
V <sub>HI</sub>	High level input voltage			0.40 x DVDD	V (min)
V <sub>он</sub>	High level output voltage			0.50 x DVDD	V (min)
/ <sub>OL</sub>	Low level output voltage			0.20 x DVDD	V (max)
L	Input Leakage Current	AC Link inputs		±10	μA
L	Tri state Leakage Current	High impedance AC Link outputs		±10	μA
DR	Output drive current	AC Link outputs	5		mA
Digital Timin	g Specifications (Note 2)				
BC	BIT_CLK frequency		12.288		MHz
Г <sub>ВСР</sub>	BIT_CLK period		81.4		nS
г <sub>сн</sub>	BIT_CLK high	Variation of BIT_CLK period from 50% duty cycle		±20	% (max)
SYNC	SYNC frequency		48		kHz
Г <sub>SP</sub>	SYNC period		20.8		μS
Г <sub>SH</sub>	SYNC high pulse width		1.3		μS
Г <sub>SL</sub>	SYNC low pulse width		19.5		μS
Г <sub>SETUP</sub>	Setup Time	SDATA_IN, SDATA_OUT to falling edge of BIT_CLK		15	nS (min)
T <sub>HOLD</sub>	Hold Time	Hold time of SDATA_IN, SDATA_OUT from falling edge of BIT_CLK		5	nS (min)
Γ <sub>RISE</sub>	Rise Time	BIT_CLK, SYNC, SDATA_IN or SDATA_OUT		6	nS (max)
Γ <sub>FALL</sub>	Fall Time	BIT_CLK, SYNC, SDATA_IN or SDATA_OUT		6	nS (max)
Г <sub>RST_LOW</sub>	RESET# active low pulse width	For cold reset		1.0	μS (min)
RST2CLK	RESET# inactive to BIT_CLK start up	For cold reset		162.8	nS (min)
Г <sub>SH</sub>	SYNC active high pulse width	For warm reset	1.3		μS
r <sub>sync2clk</sub>	SYNC inactive to BIT_CLK start up	For warm reset		162.8	nS (min)
r <sub>su2RST</sub>	Setup to trailing edge of RESET#	For ATE Test Mode		15	nS (min)
r <sub>RST2HZ</sub>	Rising edge of RESET# to Hi-Z	For ATE Test Mode	1	25	nS (max

Note 1: All voltages are measured with respect to the ground pin, unless otherwise specified.

Note 2: These specifications are guaranteed by design and characterization; they are not production tested.

Note 3: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. *Electrical Characteristics* state DC and AC electrical specifications under particular test conditions which guarantee specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not guaranteed for parameters where no limit is given, however, the typical value is a good indication of device performance.


**Note 4:** The maximum power dissipation must be derated at elevated temperatures and is dictated by  $T_{JMAX}$ ,  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable power dissipation is  $P_{DMAX} = (T_{JMAX} - T_A)/\theta_JA$  or the number given in Absolute Maximum Ratings, whichever is lower. For the LM4546,  $T_{JMAX} = 150^{\circ}$ C. The typical junction-to-ambient thermal resistance is 74°C/W for package number VBH48A.

Note 5: Human body model, 100 pF discharged through a 1.5  $k\Omega$  resistor.

Note 6: Machine Model, 220 pF–240 pF discharged through all pins.


Note 7: Typicals are measured at  $25^{\circ}C$  and represent the parametric norm.

Note 8: Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).






## **Typical Application**



www.national.com



Name	Pin	1/0	Functional Description
CD_GND	19	I	This input can be used to reject common mode signals on the CD_L and CD_R inputs. CD_GNI is an AC ground point and not a DC ground point. This input must be AC-coupled to the source signal's ground.
CD_R	20	1	This line level input can be routed through the input mux and recorded by the right ADC. In addition this analog input gets summed into the right output stream. The amount of CD_R signal mixed is the right output stream can be adjusted from +12dB to -34.5dB in 1.5dB steps as well as muted via register 12h.
MIC1	21	1	Either MIC1 or MIC2 can be selected via software and routed through the input mux for recording. The 20dB boost circuit is enabled/disabled via register 0Eh. Also, the amount of mic signal mixe in the output stream can be adjusted from +12dB to -34.5dB in 1.5dB steps as well as muted via register 0Eh.
MIC2	22	1	Either MIC1 or MIC2 can be selected via software and routed through the input mux for recording. The 20dB boost circuit is enabled/disabled via register 0Eh. Also, the amount of mic signal mixes in the output stream can be adjusted from +12dB to -34.5dB in 1.5dB steps as well as muted via register 0Eh.
LINE_IN_L	23	1	This line level input can be routed through the input mux and recorded by the left ADC. In additio this analog input gets summed into the left output stream. The amount of LINE_IN_L signal mixe in the left output stream can be adjusted from +12dB to -34.5dB in 1.5dB steps as well as mute via register 10h.
LINE_IN_R	24	1	This line level input can be routed through the input mux and recorded by the right ADC. In addition this analog input gets summed into the right output stream. The amount of LINE_IN_R signal mixed in the right output stream can be adjusted from +12dB to -34.5dB in 1.5dB steps as well as muter via register 10h.
LINE_OUT_L	35	0	This is a post-mixed output for the left audio channel. The level of this output can be adjusted fro 0dB to -45dB in 1.5dB steps as well as muted via register 02h.
LINE_OUT_R	36	0	This is a post-mixed output for the right audio channel. The level of this output can be adjusted from 0dB to -45dB in 1.5dB steps as well as muted via register 02h.
MONO_OUT	37	0	This line level output can be switched between outputting the post-mixed combined left and right outputs or the mic signal. The level of this output can be adjusted from 0dB to -45dB in 1.5dB step as well as muted via register 06h.

wever, a capacitor to ground on this pin is	This pin is not used and should be left open (NC). Howev permitted - it will not affect performance.	0	29	AFILT1
wever, a capacitor to ground on this pin is	This pin is not used and should be left open (NC). Howev permitted - it will not affect performance.	0	30	AFILT2
an be turned on and off via bit D13 in contro e circuit, thus writing to register 22h has no	These pins are used to complete the National 3D Sound of between pins 3DP and 3DN. The National 3D Sound can be register 20h. This is a fixed-depth type stereo enhance cin effect. If National 3D Sound is not needed, then these pin	0	33,34	3DP, 3DN
e pins should be left as no connect (NC).	effect. If National 3D Sound is not needed, then these pin			

**Digital I/O and Clocking** 

1/0

L

0

L

I/O

0

L

L.

I

L

**Power Supplies and References** 

1/0

I

L

L

I

Ó

ò

conditions.

Analog supply.

Analog ground.

Digital supply.

Digital ground.

microphone.

across pins 2 and 3.

**Functional Description** 24.576 MHz crystal input. Use a fundamental-mode type crystal. When operating from a crystal, a

24.576 MHz crystal output. When operating from a crystal, a 1M $\Omega$  resistor must be connected

This data stream contains both control data and DAC audio data. This input is sampled by the

OUTPUT when in Primary Codec Mode: This pin outputs a 12.288 MHz clock which is derived

INPUT when in Secondary Codec Mode (Multiple Codec configurations only): 12.288MHz clock is

This data stream contains both status data and ADC audio data. This output is clocked out by the

48kHz sync pulse which signifies the beginning of both the SDATA\_IN and SDATA\_OUT serial

This active low signal causes a hardware reset which returns the control registers to their default

ID0 and ID1 set the codec address for multiple codec use where ID0 is the LSB. Connect these pins to DVdd or GND as required. If these pins are not connected (NC), they default to Master

Codec setting (same as connecting both pins to GND). These pins are of the same polarity as their

ID0 and ID1 set the codec address for multiple codec use where ID1 is the MSB. Connect these pins to DVdd or GND as required. If these pins are not connected (NC), they default to Master

Codec setting (same as connecting both pins to GND). These pins are of the same polarity as their

**Functional Description** 

Nominal 2.2V reference output. Not intended to sink or source current. Bypassing of this pin should

Nominal 2.2V reference output. Can source up to 5mA of current and can be used to bias a

internal ID0, ID1 registers. If pin46 is connected to GND, then ID1 will be set to "0" internally.

internal ID0, ID1 registers. If pin 45 is connected to GND, then ID0 will be set to "0" internally.

to be supplied from an external source, such as from the BIT\_CLK of a Primary Codec.

 $1M\Omega$  resistor must be connected across pins 2 and 3.

(internally divided by two) from the 24.576MHz crystal input (XTL\_IN).

LM4546 on the falling edge of BIT\_CLK.

LM4546 on the rising edge of BIT\_CLK.

streams. SYNC must be synchronous to BIT\_CLK.

Connection to DVdd corresponds to a "1" internally.

Connection to DVdd corresponds to a "1" internally.

be done with short traces to maximize performance.

Pin

2

3

5

6

8

10

11

45

46

Pin

25

26

1,9

4,7

27

28

Name

XTL\_IN

XTL\_OUT

SDATA OUT

BIT\_CLK

SDATA\_IN

SYNC

**BESET#** 

ID0

ID1

Name AVDD

AVSS


DVDD


DVSS

VREF


VREFOUT

## **Typical Performance Characteristics**















10098519




10098520

LM4	-M4546 Register Map	Map																
REG	Name	D15	D14	D13	D12	D11	D10	60	D8	D7	D6	D5	D4	D3	D2	5	DO	Default
400	Reset	×	0	0	0	-	-	0	-	0	-	0	-	0	0	0	0	0d50h
02h	Master Volume	Mute	×	×	ML4	ML3	ML2	ML1	MLO	×	×	×	MR4	MR3	MR2	MR1	MRO	8008h
06h	Master Volume Mono	Mute	×	×	×	×	×	×	×	×	×	×	MM4	MM3	MM2	1MM	MMO	8000h
08h	Reserved	×	×	х	X	×	×	×	×	×	×	×	×	×	×	х	×	×
0Ah	PC_BEEP Volume	Mute	×	×	×	×	×	×	×	×	×	×	PV3	PV2	PV1	PV0	×	0000h
0Ch	Phone Volume	Mute	×	X	X	Х	х	×	×	×	×	×	GN4	GN3	GN2	GN1	GNO	8008h
0Eh	Mic Volume	Mute	×	×	X	×	×	×	×	×	20dB	×	GN4	GN3	GN2	GN1	GNO	8008h
10h	Line In Volume	Mute	×	×	GL4	GL3	GL2	GL1	GLO	×	×	×	GR4	GR3	GR2	GR1	GRO	8808h
12h	CD Volume	Mute	×	×	GL4	GL3	GL2	GL1	GLO	×	×	×	GR4	GR3	GR2	GR1	GRO	8808h
18h	PCM Out Vol	Mute	×	×	GL4	GL3	GI 2	GL1	GLO	×	×	×	GR4	GR3	GR2	GR1	GRO	8808h
1Ah	Record Select	×	×	Х	X	×	SL2	SL1	SLO	×	×	×	×	х	SR2	SR1	SRO	0000h
1Ch	Record Gain	Mute	×	×	×	GL3	GL2	GL1	GLO	×	×	×	×	GR3	GR2	GR1	GRO	8000h
1Eh	Reserved	×	×	×	×	×	X	×	×	×	×	×	×	×	×	×	×	40000
20h	General Purpose	РОР	×	3D	×	×	X	MIX	MS	LPBK	×	×	×	×	×	×	×	40000
22h	3D Control (3D is fixed depth)	×	×	×	×	×	×	×	×	×	×	×	×	×	х	×	×	0000h
24h	Reserved	×	Х	Х	Х	Х	Х	×	X	×	×	×	Х	Х	×	Х	×	×
26h	Powerdown Ctrl/Stat	×	PR6	PR5	PR4	PR3	PR2	PR1	PRO	×	×	×	×	REF	ANL	DAC	ADC	na
28h	Extended Audio ID	ID1	ID0	×	×	×	×	×	0	0	0	×	×	0	×	0	+	X001h
2Ah	Extended Audio Status/Control	×	х	Х	×	×	×	×	×	×	×	×	×	×	Х	х	VRA	40XXX
2Ch	PCM Front DAC Rate	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SRO	BB80h
32h	PCM ADC Rate	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	SR7	SR6	SP5	SR4	SR3	SR2	SR1	SRO	BB80h
5Ah	Vendor Reserved	ı	ı	ı	ı	I	ı	ı	1	1	ı		1	ı	I	ı	ı	ı
7Ah	Vendor Reserved	ı	ı	I	I	I	ı	I	1		ı	I	-	ı	ı	ı	ı	I
7Ch	Vendor ID1	0	٢	0	0	1	-	1	0	0	1	0	1	0	0	1	1	4E53h
7Eh	Vendor ID2	0	-	0	0	0	0	-	-	0	0	0	0	0	0	0	0	4300h

## **Application Information**








## AC Link Output Frame: SDATA\_OUT (output from controller, input to LM4546)

The audio output frame (output from AC '97 Controller) contains control and PCM data targeted for the LM4546 control registers and stereo DAC. The Tag slot, slot 0, contains 16 bits that tell the AC Link interface circuitry on the LM4546 the validity of the following data slots.

A new audio output frame is signaled with a low to high transition of SYNC. SYNC is synchronous to the rising edge of BIT\_CLK. On the next rising edge of BIT\_CLK, the AC '97 Controller drives SDATA\_OUT with the first bit of slot 0. The LM4546 samples SDATA\_OUT on the falling edge of BIT\_CLK. The AC '97 Controller will continue outputting the SDATA\_OUT stream on each successive rising edge of BIT\_CLK.

#### SDATA\_OUT Slot 0: Tag Phase

The first bit of slot 0 is designated the "Valid Frame" bit. If this bit is 1, it indicates that the current data frame contains at least one slot of valid data and the LM4546 will further sample the next four bits to determine which frames do in fact have valid data. Valid slots are signified by a 1 in their respective slot bit position.



#### 10098505

#### FIGURE 5. Start of Audio Output Frame

Bit	Description	Comment
15	Valid Frame	1 = This frame has valid data.
14	Control register address	1 = Control Address is valid.
13	Control register data	1 = Control Data is valid.
12	Left Playback PCM Data	1 = Left PCM Data is valid.
11	Right Playback PCM Data	1 = Right PCM Data is valid.

#### SDATA\_OUT Slot 1: Control Address

Slot 1 is used both to write to the LM4546 registers as well as read back a register's current value. The MSB of Slot 1 (bit 19) signifies whether the current control operation is a read or a write. Bits 18 through 12 are used to specify the register address of the read or write operation. The least significant twelve bits are reserved and should be stuffed with zeros by the AC'97 controller.

Bits	Description	Comment
19	Read/Write	1 = Read, 0 = Write
18:12	Control Register	Identifies the Control Register
11:0	Reserved	Set to "0"

#### SDATA\_OUT Slot 2: Control Data

Slot 2 is used to transmit 16 bit control data to the LM4546 in the event that the current operation is a write operation. The least significant four bits should be stuffed with zeros by the AC '97 controller. If the current operation is a register read, the entire slot, bits 19 through 0 should be stuffed with zeros.

Bits	Description	Comment
19:4	Control Register	Set bits to "0" if read
13.4	Write Data	operation
3:0	Reserved	Set to "0"

#### SDATA\_OUT Slot 3: PCM Playback Left Channel

Slot 3 is a 20 bit field used to transmit data intended for the left DAC on the LM4546. Any unused bits should be padded with zeros. The LM4546 DACs have 18 bit resolution and thus will use the first 18 bits of the 20 bit PCM stream.

Bits	Description	Comment
19:0	PCM Audio Data for Left DAC	Set unused bits to "0"


#### SDATA\_OUT Slot 4: PCM Playback Right Channel

Slot 4 is a 20 bit field used to transmit data intended for the right DAC on the LM4546. Any unused bits should be padded with zeros. The LM4546 DACs have 18 bit resolution and thus will use the first 18 bits of the 20 bit PCM stream.

Bits	Description	Comment
19:0	PCM Audio Data for Right DAC	Set unused bits to "0"

#### SDATA\_OUT Slots 5-12: Reserved

Set these SDATA\_OUT slots to "0" as they are not currently implemented and are reserved for future use.






## AC Link Input Frame: SDATA\_IN (input to controller, output from LM4546)

The audio input frame (input to the AC '97 Digital Controller) contains status and PCM data from the LM4546 control registers and stereo ADC. The Tag slot, slot 0, contains 16 bits that tell the AC '97 Digital Controller whether the LM4546 is ready and the validity of data from certain device subsections. A new audio input frame is signaled with a low to high transition of SYNC. SYNC is synchronous to the rising edge of BIT\_CLK. On the next rising edge of BIT\_CLK, the LM4546 drives SDATA\_IN with the first bit of slot 0. The Digital Controller samples SDATA\_IN on the falling edge of BIT\_CLK. The LM4546 will continue outputting the SDATA\_IN stream on each successive rising edge of BIT\_CLK. The LM4546 outputs data MSB first, in a MSB justified format. All reserved bits and slots are stuffed with "0" 's by the LM4546.

#### SDATA\_IN Slot 0: Codec Status Bits

The first bit of SDATA\_IN Slot 0 (bit 15) indicates when the Codec is ready. The digital controller must probe further to see which other subsections are ready.



#### FIGURE 7. Start of Audio Input Frame

Bit	Description	Comment
15	Codec Ready Bit	0=Not Ready, 1=Ready
14	Slot 1 data valid	Status Address is valid
13	Slot 2 data valid	Status Data is valid
12	Slot 3 data valid	Left Audio PCM Data is valid
11	Slot 4 data valid	Right Audio PCM Data is valid

#### SDATA\_IN Slot 1: Status Address / Slot Request Bits

This slot echoes the control register which a read was requested on. The address echoed was initiated by a read request in the previous SDATA\_OUT frame, slot 1. Bits 11 and 10 are slot request bits that support Sample Rate Conversion (SRC) functionality. If bit 11 is set to 0, then the controller should respond with a valid PCM left sample in slot 3 of the next frame. If bit 10 is set to 0, then the controller should respond with a valid PCM right sample in slot 4 of the next frame. If bits 11 or 10 are set to 1, the controller should not send data in the next frame. Bits 9 through 2 are unused. Bits 1 and 0 are reserved and should be set to 0.

Bits	Description	Comment
19	Reserved	Stuffed with "0"
18:12	Control Register Index	Echo of Control Register for which data is being returned.
11	Slot 3 Request bit (PCM left)	0 = Controller should send valid slot 3 data in the next frame, 1 = Controller should not send slot 3 data in the next frame
10	Slot 4 Request bit (PCM right)	0 = Controller should send valid slot 4 data in the next frame, 1 = Controller should not send slot 4 data in the next frame
9:2	Other Slot Request bits	Unused
1,0	Reserved	Stuff with "0"

#### SDATA\_IN Slot 2: Status Data

The slot returns the control register data. The data returned was initiated by a read request in the previous SDATA\_OUT frame, slot 1.

www.national.com

Bits	Description	Comment
19:4	Control Register Read Data	
	Reau Dala	
3:0	Reserved	Stuffed with "0" 's

#### SDATA\_IN Slot 3: PCM Record Left Channel

This slot contains the left ADC sample data. The signal to be digitized is selected via register 1Ah and subsequently routed through the Input Mux for recording by the left ADC. This is a 20-bit slot, where the digitized 18-bit PCM data is output from the codec MSB first and the last remaining 2 bits will zeros.

Bits	Description	Comment
19:2	PCM Record Left Channel data	18 bit audio sample from left ADC
1:0	Reserved	Stuffed with "0"'s

#### SDATA\_IN Slot 4: PCM Record Right Channel


This slot contains the right ADC sample data. The signal digitized is selected via register 1Ah and subsequently routed through the Input Mux for recording by the right ADC. This is a 20-bit slot, where the digitized 18-bit PCM data is output from the codec MSB first and the last remaining 2 bits will zeros.

Bits	Description	Comment
19:2	PCM Record Right Channel data	18 bit audio sample from right ADC
1:0	Reserved	Stuffed with "0"'s

#### SDATA\_IN Slots 5-12: Reserved

These SDATA\_IN slots are set to "0" as they are reserved for future use.

#### AC Link Low Power Mode



#### FIGURE 8. AC Link Powerdown Timing

#### **Register Descriptions**

#### **Reset Register (00h)**

Writing any value to this register causes a register reset which changes all of the registers back to their default values. If this register is read, the LM4546 will return a value of 0D50h indicating that National 3D Sound is implemented and 18bit data is supported by both the ADCs and DACs.

#### Master Volume Registers (02h, 06h)

These two registers allow the output levels from LINE\_OUT, and MONO\_OUT to be attenuated or muted. There are 6-bits of volume control, plus one mute bit. It is a 5-bit volume range, where each step is nominally 1.5dB and each output can be

individually muted by either setting the most significant bit (Mx5), and/or the mute bit (D15) to "1."

Mute	Mx5:Mx0	Function
0	00 0000	0dB attenuation
0	01 1111	46.5dB attenuation
0	1X XXXX	46.5dB attenuation
1	XX XXXX	mute
Default: 8000h		

#### PC Beep Register (0Ah)

This register controls the level of the PC\_BEEP input. The PC\_BEEP can be both attenuated and muted via register 0Ah. Step size is nominally 3dB. The signal present after the attenuation and mute block is summed into both the left and right channels.

Mute	PV3:0	Function
0	0000	0dB attenuation
0	1111	45dB attenuation
1	XXXX	mute
Default: 0000h		

#### Mixer Input Volume Registers (Index 0Ch - 12h, 18h)

These registers set the input volume levels including mute. Each volume control is 5 bit which provides from a range of +12dB gain to 34.5dB attenuation in 1.5dB steps. For stereo ports, the left and right levels can be independently set. Muting a given port is accomplished by setting the MSB to 1. Setting the MSB to 1 for stereo ports mutes both the left and right channel. Register 0Eh has an additional 20dB boost for a microphone level input. This is enabled by setting bit 6 of register 0Eh to 1.

Mute	Gx4:Gx0	Function
0	00000	+12dB gain
0	01000	0dB gain
0	11111	34.5dB attenuation
1	XXXXX	mute
Default: 8008h (mono regs.), 8808h (stereo regs.)		

#### **Record Select Register (1Ah)**

This register independently controls the source for the right and left channel which will be recorded by the stereo ADC. The default value is 0000h which corresponds to Mic in.

Left Record Source
Mic
CD In (L)
not used
not used
Line In (L)
Stereo Mix (L)
Mono Mix (L)
Phone
Right Record Source
Mic
CD In (R)
not used

SR2:SR0	Right Record Source	
3	not used	
4	Line In (R)	
5	Stereo Mix (R)	
6	Mono Mix (R)	
7	Phone	

#### Record (Input) Gain Register (1Ch)

This registers controls the Record (Input) Gain level for the stereo input selected via the Record Select Control Register (1Ah). The gain can be programmed from 0dB to +22.5dB in 1.5dB steps. The level for the left and right channel can be individually controlled. The input can also be muted by setting the MSB to 1.

Mute	Gx3:Gx0	Function
0	1111	22.5dB gain
0	0000	0dB gain
1	XXXX	mute
Default: 8000h		

#### General Purpose Register (20h)

This register controls many miscellaneous functions implemented on the LM4546. The miscellaneous functions include POP which allows the PCM to bypass the National 3D Sound circuitry, 3D which enables or disables the National 3D Sound circuitry, MIX which selects the MONO\_OUT source, MS which selects the microphone mux source, and LPBK which connects the output of the stereo ADC to the input of the stereo DAC. LPBK provides a digital loopthru path when enabled.

BIT	Function	
POP PCM out path and mute, 0 = pre 3D, 1 3D		
3D	National 3D Sound on / off 1 = on	
MIX	Mono output select 0 = Mix, 1 = Mic	
MS	Mic select 0 = Mic1 1 = Mic2	
LPBK	ADC/DAC loopback	

#### Powerdown Control / Status Register (26h)

This read/write register is used to monitor subsystem readiness and also to program the LM4546 powerdown states. The lower half of this register is read only with a "1", indicating the subsection is ready. Writing to the lower 8 bits will have no effect.

When the AC Link "Codec Ready" indicator bit (SDATA\_IN slot 0, bit 15) is a "1", it indicates that the AC Link and AC '97 registers are in a fully operational state. The AC '97 Controller must further probe the Powerdown Control / Status Register to determine exactly which subsections are ready.

BIT	Function	
REF	Vref's up to nominal level	
ANL	Analog mixers ready	
DAC	DAC section ready to accept data	
ADC	ADC section ready to transmit data	

Supported powerdown modes.

BIT	Function		
PRO	PCM in ADC's and Input Mux powerdown		
PR1	PCM out DAC's powerdown		
PR2	Analog Mixer powerdown (VREF still on)		
PR3	Analog Mixer powerdown (VREF off)		
PR4	Digital Interface (AC Link) powerdown (external clk off)		

BIT	Function	
PR5	Internal Clk disable	
PR6	not used	

#### Extended Audio ID Register (28h)

This read only register identifies which AC97 Extended Audio features are supported. The LM4546 provides for VRA (Variable Rate Audio) and Multiple Codec support. VRA is indicated by a "1" in the LSB of register 28h. The two MSB's, ID1 and ID0, show the current codec configuration as connected via external pins 45 and 46.

Pin46 (ID1)	Pin45 (ID0)	Reg 28h ID1	Reg 28h ID0	Codec Mode
NC (not	NC (not	0	0	Primary
connected)	connected)	0	0	
GND	GND	0	0	Primary
GND	DVdd	0	1	Secondary 1
DVdd	GND	1	0	Secondary 2
DVdd	DVdd	1	T I	Secondary 3

#### Extended Audio Status/Control Register (2Ah)

This read/write register provides status and control of the Variable Sample Rate function. Setting the LSB of this register to "1" enables Variable Rate Audio (VRA) mode and allows DAC and ADC sample rates to be programmed via registers 2Ch and 32h.

BIT	Function	
VRA	0 = VRA off (48kHz fixed), 1 = VRA on	


#### Sample Rate Control Registers (2Ch, 32h)

These read/write registers are used to set the sample rate for the left and right channels of the DAC (2Ch) and the ADC (32h). When Variable Rate Audio is enabled via bit-0 of Register 2Ah, the sample rates can be programmed, in 1Hz increments, to be any value from 4kHz to 48kHz. Below is a list of the most common sample rates and their corresponding register values.

4	SR15:SR0	Sample Rate (Hz)
	1F40h	8000
	2B11h	11025
	3E80h	16000
	5622h	22050
	AC44h	44100
	BB80h	48000

#### **Reserved Registers**

Do not write to these registers as they are reserved.



## **Notes**

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions
Serial Digital Interface (SDI) www.national.com/sdi		Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic
Wireless (PLL/VCO)	www.national.com/wireless	Analog University®	www.national.com/AU

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2009 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com ww.national.com Tel: 1-800-272-9959

National Semiconductor Europe **Technical Support Center** Email: europe.support@nsc.com

National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: ipn.feedback@nsc.com