



14-Bit CCD/CIS Signal Processor

AD9814

1.0 SCOPE

This specification documents the detail requirements for space qualified product manufactured on Analog Devices, Inc.'s QML certified line per MIL-PRF-38535 Level V except as modified herein.

The manufacturing flow described in the STANDARD SPACE LEVEL PRODUCTS PROGRAM brochure is to be considered a part of this specification. <http://www.analog.com/aerospace>

This data sheet specifically details the space grade version of this product. A more detailed operational description and a complete data sheet for commercial product grades can be found at www.analog.com/AD9814

2.0 Part Number. The complete part number(s) of this specification follow:


<u>Generic Part Number</u>	<u>Description</u>
AD9814	Complete 14-Bit CCD/CIS Signal Processor

<u>Specific Part Number</u>	<u>Description</u>
AD9814-703F	Standard product

2.1 Case Outline.

<u>Letter</u>	<u>Descriptive designator</u>	<u>Case Outline (Lead Finish per MIL-PRF-38535)</u>
F	CDFP3-F28	28 lead bottom-brazed flatpack

Figure 1 - Terminal Connections



ASD0016515

Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
 Tel: 781.329.4700 www.analog.com
 Fax: 781.326.8703 © 2008 Analog Devices, Inc. All rights reserved.

AD9814

3.0 Absolute Maximum Ratings. ($T_A = 25^\circ\text{C}$, unless otherwise noted)

ABSOLUTE MAXIMUM RATINGS*

Parameter	With Respect To	Min	Max	Units
VIN, CAPT, CAPB	AVSS	-0.3	AVDD + 0.3	V
Digital Inputs	AVSS	-0.3	AVDD + 0.3	V
AVDD	AVSS	-0.5	+6.5	V
DRVDD	DRVSS	-0.5	+6.5	V
AVSS	DRVSS	-0.3	+0.3	V
Digital Outputs	DRVSS	-0.3	DRVDD + 0.3	V
Junction Temperature			+150	$^\circ\text{C}$
Storage Temperature		-65	+150	$^\circ\text{C}$
Lead Temperature (10 sec)			+300	$^\circ\text{C}$

* Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

NOTE:

- 1/ The input limits are defined as maximum tolerable voltage levels into the AD9814. These levels are not intended to be in the linear input range of the device. Signals beyond the input limits will turn on the overvoltage protection diodes.

3.1 Thermal Characteristics:

Thermal Resistance, Bottom brazed (F) Package

Junction-to-Case (Θ_{JC}) = $22^\circ\text{C}/\text{W}$ Max

Junction-to-Ambient (Θ_{JA}) = $60^\circ\text{C}/\text{W}$ Max

4.0 Table I. Electrical Table:

Parameter	Symbol	Conditions ^{1/} Unless Otherwise Specified	Sub Group	Limit Min.	Limit Max	Units
See notes at end of table						
RESOLUTION		No Missing Codes	1,2,3	14		Bits
Supply Currents	I _{AVDD}		1,2,3		80	mA
	I _{DRVDD}		1,2,3		10	mA
Power dissipation	PD		1,2,3		450	mW
Power supply rejection	PSR	AVDD = $+5.0\text{V} \pm 0.25\text{V}$	1,2		0.3	%FSR
			3		0.5	%FSR
ACCURACY (Entire Signal Path) Integral Nonlinearity	INL		1,2	-11	11	LSB
			3	-18	11	LSB

Parameter See notes at end of table	Symbol	Conditions ^{1/} Unless Otherwise Specified	Sub Group	Limit Min.	Limit Max	Units
ACCURACY (Entire Signal Path) Differential Nonlinearity	DNL		1	-1	1.25	LSB
			2	-1	1	LSB
			3	-1	1.5	LSB
ACCURACY (Entire Signal Path) Offset Error	VOS		1,2,3	-104	104	mV
ACCURACY (Entire Signal Path) Gain Error	GAIN		1,2,3	-5.3	5.3	%FSR
PGA Gain Ratio	PGA GAIN		1,2,3	5.7	5.9	
DIFFERENTIAL VREF CAPT-CAPB (4V Input Range)	VREF4		1,2,3	1.9	2.1	V
DIFFERENTIAL VREF CAPT-CAPB (2V Input Range)	VREF2		1,2,3	0.94	1.06	V

TABLE I NOTES:

- 1/ Ta = +25C, Ta max = +125C, Ta min = -55C. AVDD=+5V, DRVDD=+5V, 3-Channel CDS, f_{ADCLK}=6MHz, f_{CDCLK1} = f_{CDCLK2} = 2MHz, PGA Gain = 1, Input Range = 4V, unless otherwise noted.
- 2/ INL is measured using the “fixed endpoint” method, NOT using a “best-fit” calculation.
- 3/ The Gain Error specification is dominated by the tolerance of the internal differential voltage reference.
- 4/ The PGA Gain is approximately “linear in dB” and follows the equation:

$$\text{PGA Gain} = (5.8 / (1 + 4.8 (63 - G) / 63))$$

where G is the register value.

4.1 Table II. Electrical Test Requirements:

Table II	
Test Requirements	Subgroups (in accordance with MIL-PRF-38535, Table III)
Interim Electrical Parameters	1
Final Electrical Parameters	1, 2, 3 1/ 2/
Group A Test Requirements	1, 2, 3
Group C end-point electrical parameters	1 2/
Group D end-point electrical parameters	1
Group E end-point electrical parameters	N/A

Notes:

1/ PDA applies to subgroup 1. Delta's excluded from PDA.

2/ See table III for delta limits.

4.2 Table III. Burn-in test 25C delta limits.

Table III				
TEST TITLE	BURN-IN ENDPOINT	LIFETEST ENDPOINT	DELTA LIMIT	UNITS
IAVDD	80	80	+/-2	mA
VOS	+/-104 (+/-426)	+/-104 (+/-426)	+/-13.2 (+/-54)	mV (LSB)
GAIN	+/-5.3 (+/-868)	+/-5.3 (+/-868)	+/-0.56 (+/-91)	% (LSB)
+INL	+11	+11	+/-6	LSB
-INL	-11	-11	+/-5	LSB
+DNL	+1.25	+1.25	+/-0.5	LSB
-DNL	-1	-1	+/-0.35	LSB

5.0 Life Test/Burn-In:

- 5.1 HTRB is not applicable for this drawing.
- 5.2 Burn-in is per MIL-STD-883 Method 1015 test condition D.
- 5.3 Steady state life test is per MIL-STD-883 Method 1005, test condition D.

6.0 MIL-STD-38535 QMLV exceptions:

- 6.1 Full WLA per MIL-STD-883 TM 5007 is not available for this product. SEM Inspection only is available per MIL-STD-883, TM2018.
- 6.2 100% electrical test screening to be performed in MIL-PRF-38535, Class Q certified facility.

AD9814

Rev	Description of Change	Date
A	Initiate	Sept 9, 2007
B	Update header/footer and add to 1.0 Scope description.	March 7, 2008