# ANALOG<br/>DEVICESDigital PAL/NTSC Video Encoder with 10-Bit<br/>SSAF™ and Advanced Power Management

# ADV7170/ADV7171

#### FEATURES

ITU-R<sup>1</sup> BT601/656 YCrCb to PAL/NTSC video encoder High quality 10-bit video DACs SSAF (super sub-alias filter) Advanced power management features CGMS (copy generation management system) WSS (wide screen signalling) Simultaneous Y, U, V, C output format NTSC M, PAL M/N<sup>2</sup>, PAL B/D/G/H/I, PAL60 Single 27 MHz clock required (×2 oversampling) 80 dB video SNR 32-bit direct digital synthesizer for color subcarrier Multistandard video output support **Composite (CVBS)** Components S-Video (Y/C), YUV, and RGB EuroSCART output (RGB + CVBS/LUMA) **Component YUV + CHROMA** Video input data port supports CCIR-656 4:2:2 8-bit parallel input format 4:2:2 16-bit parallel input format Programmable simultaneous composite and S-Video or RGB (SCART)/YUV video outputs

Programmable luma filters (low-pass [PAL/NTSC]) notch, extended (SSAF, CIF, and QCIF)

Programmable chroma filters (low-pass [0.65 MHz, 1.0 MHz, 1.2 MHz and 2.0 MHz], CIF and QCIF)

- Programmable VBI (vertical blanking interval)
- Programmable subcarrier frequency and phase

Programmable LUMA delay Individual on/off control of each DAC CCIR and square pixel operation Integrated subcarrier locking to external video source Color signal control/burst signal control Interlaced/noninterlaced operation Complete on-chip video timing generator Programmable multimode master/slave operation Macrovision® AntiTaping Rev. 7.1 (ADV7170 only)<sup>3</sup> Closed captioning support Teletext insertion port (PAL-WST) On-board color bar generation On-board voltage reference

2-wire serial MPU interface (I<sup>2</sup>C®-compatible and Fast I<sup>2</sup>C)

Single supply 5 V or 3.3 V operation

Small 44-lead MQFP/TQFP packages

Industrial temperature grade =  $-40^{\circ}$ C to  $+85^{\circ}$ C<sup>4</sup>

#### **APPLICATIONS**

High performance DVD playback systems, portable video equipment including digital still cameras and laptop PCs, video games, PC video/multimedia and digital satellite/cable systems (set-top boxes/IRD)

<sup>1</sup> ITU-R and CCIR are used interchangeably in this document (ITU-R has replaced CCIR recommendations).

<sup>2</sup> Throughout the document N is referenced to PAL- Combination -N. <sup>3</sup> Protected by U.S. Patents 4,631,603;, 4,577,216, 4,819,098; and other intellectual

property rights. The Macrovision anticopy process is licensed for noncommercial home use only, which is its sole intended use in the device. Please contact sales office for latest Macrovision version available. <sup>4</sup> Refer to Table 8 for complete operating details.




Figure 1. Functional Block Diagram

Protected by U.S. Patents 5,343,196; 5,442,355; and other intellectual property rights.

#### Rev. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.461.3113 ©2002-2009 Analog Devices, Inc. All rights reserved.

### **TABLE OF CONTENTS**

Specifications
Dynamic Specifications
Timing Specifications7
Timing Diagrams9
Absolute Maximum Ratings
Package Thermal Performance10
ESD Caution10
Pin Configuration and Function Descriptions11
General Description
Data Path Description13
Internal Filter Response14
Typical Performance Characteristics
Features
Color Bar Generation
Square Pixel Mode18
Color Signal Control
Burst Signal Control
NTSC Pedestal Control18
Pixel Timing Description18
Subcarrier Reset
Real-Time Control
Video Timing Description18
Power-On Reset
SCH Phase Mode26
MPU Port Description
Register Accesses
Register Programming
Subaddress Register (SR7 to SR0)
Register Select (SR5 to SR0)28
Mode Register 0 MR0 (MR07 to MR00)28
MR0 Bit Description

	Mode Register 1 MR1 (MR17 to MR10) 30
	MR1 Bit Description
	Mode Register 2 MR2 (MR27 to MR20) 30
	MR2 Bit Description
	Mode Register 3 MR3 (MR37 to MR30) 32
	MR3 Bit Description
	Mode Register 4 MR4 (MR47 to MR40)
	MR4 Bit Description
	VSYNC_3H (MR43)
	Timing Mode Register 0 (TR07 to TR00)
	TR0 Bit Description
	Timing Mode Register 1 (TR17 to TR10)
	TR1 Bit Description
	Subcarrier Frequency Registers 0 to 3 (FSC3 to FSC0) 35
	Subcarrier Phase Registers (FP7 to FP0)
	Closed Captioning Even Field Data Register 1 to 0 (CED15 to CED0)
	Closed Captioning Odd Field Data Registers 1 to 0 (CCD15 to CCD0)
	NTSC Pedestal/PAL Teletext Control Registers 3 to 0 (PCE15 to PCE0, PCO15 to PCO0)/(TXE15 to TXE0, TXO15 to TXO0)
	Teletext Request Control Register TC07 (TC07 to TC00) 36
	CGMS_WSS Register 0 C/W0 (C/W07 to C/W00)
	C/W0 Bit Description
	CGMS_WSS Register 1 C/W1 (C/W17 to C/W10) 37
	C/W1 Bit Description
	CGMS Data Bits (C/W17 to C/W16)
	CGMS_WSS Register 2 C/W1 (C/W27 to C/W20) 37
	C/W2 Bit Description
A	ppendices
	Appendix 1—Board Design and Layout Considerations 38

Rev. C | Page 2 of 64

Appendix 2—Closed Captioning40
Appendix 3—Copy Generation Management System (CGMS)
Appendix 4—Wide Screen Signaling42
Appendix 5—Teletext Insertion
Appendix 6—Waveforms44

#### **REVISION HISTORY**

#### 3/09-Rev. B to Rev. C

Changes to Table 8	10
Updated Outline Dimensions	61
Added Figure 103, Renumbered Figures Sequentially	61
Changes to Ordering Guide	61

#### 6/05—Rev. A to Rev. B

Updated FormatUniver	rsal
Changes to Features Section	1
Changes to Table 8	10
Changes to Square Pixel Mode Section	18
Changes to Figure 37	29
Changes to Figure 42	33
Changes to Subcarrier Frequency Registers 3 to 0 Section	35
Changes to Figure 45	35
Changes to Figure 82	48
Changes to Ordering Guide	62

#### 6/02—Starting Rev. A to Rev. B

Changes to Specifications	3
Changes to Package Thermal Performance section9	

Appendix 7—Optional Output Filter	48
Appendix 8—Optional DAC Buffering	48
Appendix 9—Recommended Register Values	49
Appendix 10—Output Waveforms	51
Outline Dimensions	61
Ordering Guide	62

### **SPECIFICATIONS**

 $V_{AA} = 5 V \pm 5\%^1$ ,  $V_{REF} = 1.235 V$ ,  $R_{SET} = 150 \Omega$ . All specifications  $T_{MIN}$  to  $T_{MAX}^2$ , unless otherwise noted.

#### Table 1.

Parameter	<b>Conditions</b> <sup>1</sup>	Min	Тур	Max	Unit
STATIC PERFORMANCE					
Resolution (Each DAC)				10	Bits
Accuracy (Each DAC)					
Integral Nonlinearity	$R_{SET} = 300 \ \Omega$		±0.6		LSB
Differential Nonlinearity	Guaranteed monotonic			±1	LSB
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>		2			V
Input Low Voltage, VINL				0.8	V
Input Current, I <sub>IN</sub>	$V_{IN} = 0.4 V \text{ or } 2.4 V$			±1	μΑ
Input Capacitance, C <sub>IN</sub>			10		pF
DIGITAL OUTPUTS					
Output High Voltage, Vон	$I_{SOURCE} = 400 \ \mu A$	2.4			v
Output Low Voltage, V <sub>OL</sub>	$I_{SINK} = 3.2 \text{ mA}$			0.4	V
Three-State Leakage Current				10	μΑ
Three-State Output Capacitance			10		рF
ANALOG OUTPUTS					
Output Current <sup>3</sup>	$R_{SET} = 150 \ \Omega$ , $R_L = 37.5 \ \Omega$	3	34.7	37	mA
Output Current⁴	$R_{SET} = 1041 \ \Omega, R_L = 262.5 \ \Omega$		5		mA
DAC-to-DAC Matching			1.5		%
Output Compliance, Voc		0		+1.4	V
Output Impedance, Rout			30		kΩ
Output Capacitance, Cout	I <sub>OUT</sub> = 0 mA			30	pF
VOLTAGE REFERENCE					
Reference Range, V <sub>REF</sub>	$I_{VREFOUT} = 20 \ \mu A$	1.142	1.235	1.327	V
POWER REQUIREMENTS <sup>5</sup>					
VAA		4.75	5.0	5.25	V
Normal Power Mode					
I <sub>DAC</sub> (max) <sup>6</sup>	$R_{\text{SET}} = 150 \ \Omega$ , $R_{\text{L}} = 37.5 \ \Omega$		150	155	mA
l <sub>DAC</sub> (min) <sup>6</sup>	$R_{\text{SET}} = 1041 \ \Omega, R_{\text{L}} = 262.5 \ \Omega$		20		mA
I <sub>CCT</sub> <sup>7</sup>			75	95	mA
Low Power Mode					
I <sub>DAC</sub> (max) <sup>6</sup>			80		mA
I <sub>DAC</sub> (min) <sup>6</sup>			20		mA
lccт <sup>7</sup>			75	95	mA
Sleep Mode					
I <sub>DAC</sub> <sup>8</sup>			0.1		μΑ
lcct9			0.001		μΑ
Power Supply Rejection Ratio	COMP = 0.1 μF		0.01	0.5	%/%

<sup>1</sup> The min/max specifications are guaranteed over this range. The min/max values are typical over 4.75 V to 5.25 V.

<sup>2</sup> Ambient temperature range T<sub>MIN</sub> to T<sub>MAX</sub>: -40°C to +85°C. The die temperature, T<sub>J</sub>, must always be kept below 110°C.

 $^3$  Full drive into 37.5  $\Omega$  doubly terminated load.

<sup>4</sup> Minimum drive current (used with buffered/scaled output load).

 $^5$  Power measurements are taken with clock frequency = 27 MHz. Max T\_J = 110 ^{\circ}C.

<sup>6</sup> I<sub>DAC</sub> is the total current (min corresponds to 5 mA output per DAC; max corresponds to 37 mA output per DAC) to drive all four DACs. Turning off individual DACs reduces I<sub>DAC</sub> correspondingly.

<sup>7</sup> I<sub>CCT</sub> (circuit current) is the continuous current required to drive the device.

<sup>8</sup> Total DAC current in sleep mode.

<sup>9</sup> Total continuous current during sleep mode.

 $V_{AA}$  = 3.0 V to 3.6 V<sup>1</sup>,  $V_{REF}$  = 1.235 V,  $R_{SET}$  = 150  $\Omega$ . All specifications  $T_{MIN}$  to  $T_{MAX}^2$ , unless otherwise noted.

Parameter	<b>Conditions</b> <sup>1</sup>	Min	Тур	Мах	Unit
STATIC PERFORMANCE <sup>3</sup>					
Resolution (Each DAC)				10	Bits
Accuracy (Each DAC)					
Integral Nonlinearity	$R_{SET} = 300 \Omega$		±0.6		LSB
Differential Nonlinearity	Guaranteed monotonic			±1	LSB
DIGITAL INPUTS <sup>3</sup>					
Input High Voltage, V <sub>INH</sub>		2			V
Input Low Voltage, VINL				0.8	V
Input Current, I <sub>IN</sub> <sup>3, 4</sup>	$V_{IN} = 0.4 \text{ V} \text{ or } 2.4 \text{ V}$			±1	μΑ
Input Capacitance, C <sub>IN</sub>			10		pF
DIGITAL OUTPUTS <sup>3</sup>					
Output High Voltage, Vон	$I_{SOURCE} = 400 \ \mu A$	2.4			V
Output Low Voltage, Vol	I <sub>SINK</sub> = 3.2 mA			0.4	V
Three-State Leakage Current				10	μΑ
Three-State Output Capacitance			10		pF
ANALOG OUTPUTS <sup>3</sup>					
Output Current <sup>4, 5</sup>	$R_{SET} = 150 \ \Omega, R_L = 37.5 \ \Omega$	33	34.7	37	mA
Output Current <sup>6</sup>	$R_{\text{SET}} = 1041 \; \Omega,  R_{\text{L}} = 262.5 \; \Omega$		5		mA
DAC-to-DAC Matching			2.0		%
Output Compliance, V <sub>oc</sub>		0		1.4	V
Output Impedance, Rout			30		kΩ
Output Capacitance, Cout	Iout = 0 mA			30	pF
POWER REQUIREMENTS <sup>3, 7</sup>					
V <sub>AA</sub>		3.0	3.3	3.6	V
Normal Power Mode					
I <sub>DAC</sub> (max) <sup>8</sup>	$R_{SET}=150~\Omega,R_L=37.5~\Omega$		150	155	mA
I <sub>DAC</sub> (min) <sup>8</sup>	$R_{\text{SET}} = 1041 \; \Omega,  R_{\text{L}} = 262.5 \; \Omega$		20		mA
Icct <sup>9</sup>			35		mA
Low Power Mode					
I <sub>DAC</sub> (max) <sup>8</sup>			80		mA
I <sub>DAC</sub> (min) <sup>8</sup>			20		mA
Icct9			35		mA
Sleep Mode					
I <sub>DAC</sub> <sup>10</sup>			0.1		μΑ
I <sub>сст</sub> <sup>11</sup>			0.001		μΑ
Power Supply Rejection Ratio	COMP = 0.1 μF		0.01	0.5	%/%

<sup>1</sup> The min/max specifications are guaranteed over this range. The min/max values are typical over 3.0 V to 3.6 V.

<sup>2</sup> Ambient temperature range T<sub>MIN</sub> to T<sub>MAX</sub>: -40°C to +85°C. The die temperature, T<sub>J</sub>, must always be kept below 110°C.

<sup>3</sup> Guaranteed by characterization.

 $^4$  Full drive into 37.5  $\Omega$  load.

 $^{5}$  DACs can output 35 mA typically at 3.3 V (R<sub>SET</sub> = 150  $\Omega$  and R<sub>L</sub> = 37.5  $\Omega$ ); optimum performance obtained at 18 mA DAC current (R<sub>SET</sub> = 300  $\Omega$  and R<sub>L</sub> = 75  $\Omega$ ).

<sup>6</sup> Minimum drive current (used with buffered/scaled output load).

<sup>7</sup> Power measurements are taken with clock frequency = 27 MHz. Max  $T_J$  = 110°C.

<sup>8</sup> I<sub>DAC</sub> is the total current (min corresponds to 5 mA output per DAC, max corresponds to 38 mA output per DAC) to drive all four DACs. Turning off individual DACs reduces I<sub>DAC</sub> correspondingly.

<sup>9</sup> I<sub>CCT</sub> (circuit current) is the continuous current required to drive the device.

<sup>10</sup> Total DAC current in sleep mode.

<sup>11</sup> Total continuous current during sleep mode.

#### DYNAMIC SPECIFICATIONS

 $V_{AA} = 5 V \pm 5\%^1$ ,  $V_{REF} = 1.235 V$ ,  $R_{SET} = 150 \Omega$ . All specifications  $T_{MIN}$  to  $T_{MAX}^2$ , unless otherwise noted.

#### Table 3.

Parameter	<b>Conditions</b> <sup>1</sup>	Min	Тур	Мах	Unit
Differential Gain <sup>3, 4</sup>	Normal power mode		0.3	0.7	%
Differential Phase <sup>3, 4</sup>	Normal power mode		0.4	0.7	Degrees
Differential Gain <sup>3, 4</sup>	Lower power mode		1.0	2.0	%
Differential Phase <sup>3, 4</sup>	Lower power mode		1.0	2.0	Degrees
SNR <sup>3,4</sup> (Pedestal)	RMS		80		dB rms
SNR <sup>3, 4</sup> (Pedestal)	Peak periodic		70		dB p-p
SNR <sup>3, 4</sup> (Ramp)	RMS		60		dB rms
SNR <sup>3, 4</sup> (Ramp)	Peak periodic		58		dB p-p
Hue Accuracy <sup>3, 4</sup>			0.7	1.2	Degrees
Color Saturation Accuracy <sup>3,4</sup>			0.9	1.4	%
Chroma Nonlinear Gain <sup>3, 4</sup>	Referenced to 40 IRE		0.6		±%
Chroma Nonlinear Phase <sup>3 4</sup>			0.3	0.5	±Degrees
Chroma/Luma Intermod <sup>3, 4</sup>			0.2	0.4	±%
Chroma/Luma Gain Inequality <sup>3, 4</sup>			1.0	1.4	±%
Chroma/Luma Delay Inequality <sup>3, 4</sup>			0.5	2.0	ns
Luminance Nonlinearity <sup>3, 4</sup>			0.8	1.4	±%
Chroma AM Noise <sup>3, 4</sup>		82	85		dB
Chroma PM Noise <sup>3, 4</sup>		79	81		dB

<sup>1</sup> The min/max specifications are guaranteed over this range. The min/max values are typical over 4.75 V to 5.25 V.

<sup>2</sup> Ambient temperature range T<sub>MIN</sub> to T<sub>MAX</sub>: -40°C to +85°C. The die temperature, T<sub>J</sub>, must always be kept below 110°C.

<sup>3</sup> Guaranteed by characterization.

<sup>4</sup> These specifications are for the low-pass filter only and are guaranteed by design.

 $V_{AA} = 3.0 \text{ V}$  to  $3.6 \text{ V}^1$ ,  $V_{REF} = 1.235 \text{ V}$ ,  $R_{SET} = 150 \Omega$ . All specifications  $T_{MIN}$  to  $T_{MAX}^2$ , unless otherwise noted.

#### Table 4.

Parameter	<b>Conditions</b> <sup>1</sup>	Min Typ	Max	Unit
Differential Gain <sup>3</sup>	Normal power mode	1.0		%
Differential Phase <sup>3</sup>	Normal power mode	0.5		Degrees
Differential Gain <sup>3</sup>	Lower power mode	0.6		%
Differential Phase <sup>3</sup>	Lower power mode	0.5		Degrees
SNR3 (Pedestal)	RMS	78		dB rms
SNR3 (Pedestal)	Peak periodic	70		dB p-p
SNR3 (Ramp)	RMS	60		dB rms
SNR3 (Ramp)	Peak periodic	58		dB p-p
Hue Accuracy <sup>3</sup>		1.0		Degrees
Color Saturation Accuracy <sup>3</sup>		1.0		%
Luminance Nonlinearity <sup>3, 4</sup>		1.4		±%
Chroma AM Noise <sup>3, 4</sup>		80		dB
Chroma PM Noise <sup>3, 4</sup>		79		dB
Chroma Nonlinear Gain <sup>3, 4</sup>	Referenced to 40 IRE	0.6		±%
Chroma Nonlinear Phase <sup>3, 4</sup>		0.3	0.5	±Degrees
Chroma/Luma Intermod <sup>3, 4</sup>		0.2	0.4	±%

<sup>1</sup> The min/max specifications are guaranteed over this range. The min/max values are typical over 4.75 V to 5.25 V.

<sup>2</sup> Ambient temperature range T<sub>MIN</sub> to T<sub>MAX</sub>: -40°C to +85°C. The die temperature, T<sub>J</sub>, must always be kept below 110°C.

<sup>3</sup> Guaranteed by characterization.

<sup>4</sup> These specifications are for the low-pass filter only and are guaranteed by design. For other internal filters, see Table 10.

#### **TIMING SPECIFICATIONS**

 $V_{AA}$  = 4.75 V to 5.25 V<sup>1</sup>,  $V_{REF}$  = 1.235 V,  $R_{SET}$  = 150  $\Omega$ . All specifications  $T_{MIN}$  to  $T_{MAX}^2$ , unless otherwise noted.

Table 5.	Table	5.
----------	-------	----

Parameter	Conditions	Min	Тур	Max	Unit
MPU PORT <sup>3, 4</sup>					
SCLOCK Frequency		0		400	kHz
SCLOCK High Pulse Width, t <sub>1</sub>		0.6			μs
SCLOCK Low Pulse Width, t <sub>2</sub>		1.3			μs
Hold Time (Start Condition), t₃	After this period the first clock is generated	0.6			μs
Setup Time (Start Condition), t <sub>4</sub>	Relevant for repeated start condition	0.6			μs
Data Setup Time, t₅		100			ns
SDATA, SCLOCK Rise Time, t <sub>6</sub>				300	ns
SDATA, SCLOCK Fall Time, t <sub>7</sub>				300	ns
Setup Time (Stop Condition), t <sub>8</sub>		0.6			μs
ANALOG OUTPUTS <sup>3, 5</sup>					
Analog Output Delay			7		ns
DAC Analog Output Skew			0		ns
CLOCK CONTROL AND PIXEL PORT <sup>5, 6</sup>					
f <sub>сьоск</sub>			27		MHz
Clock High Time, t∮		8			ns
Clock Low Time, t <sub>10</sub>		8			ns
Data Setup Time, t <sub>11</sub>		3.5			ns
Data Hold Time, t <sub>12</sub>		4			ns
Control Setup Time, t <sub>11</sub>		4			ns
Control Hold Time, t <sub>12</sub>		3			ns
Digital Output Access Time, t <sub>13</sub>			11	16	ns
Digital Output Hold Time, t144			8		ns
Pipeline Delay, t <sub>15</sub> 4			48		Clock cycles
TELETEXT <sup>3, 4, 7</sup>					
Digital Output Access Time, t <sub>16</sub>			20		ns
Data Setup Time, t <sub>17</sub>			2		ns
Data Hold Time, t <sub>18</sub>			6		ns
RESET CONTROL <sup>3, 4</sup>					
RESET Low Time		6			ns

<sup>1</sup> The min/max specifications are guaranteed over this range. The min/max values are typical over 4.75 V to 5.25 V range.

<sup>2</sup> Ambient temperature range T<sub>MIN</sub> to T<sub>MAX</sub>: -40°C to +85°C. The die temperature, T<sub>J</sub>, must always be kept below 110°C. <sup>3</sup> TTL input values are 0 V to 3 V, with input rise/fall times ≤ 3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. Analog output load  $\leq$  10 pF.

<sup>4</sup> Guaranteed by characterization

- <sup>5</sup> Output delay measured from the 50% point of the rising edge of CLOCK to the 50% point of full-scale transition.
- <sup>6</sup> Pixel port consists of the following:

Pixel inputs: P15-P0

HSYNC, FIELD/VSYNC, BLANK Pixel controls:

Clock input: CLOCK

<sup>7</sup> Teletext port consists of the following:

Teletext output: TTXREQ Teletext input: TTX

 $V_{AA}$  = 3.0 V to 3.6 V<sup>1</sup>,  $V_{REF}$  = 1.235 V,  $R_{SET}$  = 150  $\Omega$ . All specifications  $T_{MIN}$  to  $T_{MAX}^2$ , unless otherwise noted.

#### Table 6.

Parameter	Conditions	Min	Тур	Max	Unit
MPU PORT <sup>3, 4</sup>					
SCLOCK Frequency		0		400	kHz
SCLOCK High Pulse Width, t <sub>1</sub>		0.6			μs
SCLOCK Low Pulse Width, t <sub>2</sub>		1.3			μs
Hold Time (Start Condition), t₃	After this period the first clock is generated	0.6			μs
Setup Time (Start Condition), t <sub>4</sub>	Relevant for repeated start condition	0.6			μs
Data Setup Time, t₅		100			ns
SDATA, SCLOCK Rise Time, t <sub>6</sub>				300	ns
SDATA, SCLOCK Fall Time, t <sub>7</sub>				300	ns
Setup Time (Stop Condition), t <sub>8</sub>		0.6			μs
ANALOG OUTPUTS <sup>3, 5</sup>					
Analog Output Delay			7		ns
DAC Analog Output Skew			0		ns
CLOCK CONTROL AND PIXEL PORT <sup>4, 5, 6</sup>					
fсlock			27		MHz
Clock High Time, t <sub>9</sub>		8			ns
Clock Low Time, t <sub>10</sub>		8			ns
Data Setup Time, t <sub>11</sub>		3.5			ns
Data Hold Time, t <sub>12</sub>		4			ns
Control Setup Time, t <sub>11</sub>		4			ns
Control Hold Time, t <sub>12</sub>		3			ns
Digital Output Access Time, t <sub>13</sub>			12		ns
Digital Output Hold Time, t <sub>14</sub>			8		ns
Pipeline Delay, t <sub>15</sub>			48		Clock cycles
TELETEXT <sup>3, 4, 7</sup>					
Digital Output Access Time, t <sub>16</sub>			23		ns
Data Setup Time, t <sub>17</sub>			2		ns
Data Hold Time, t <sub>18</sub>			6		ns
RESET CONTROL <sup>3, 4</sup>					
RESET Low Time		6			ns

<sup>1</sup> The max/min specifications are guaranteed over this range. The max/min values are typical over 3.0 V to 3.6 V range.

<sup>2</sup> Ambient temperature range T<sub>MIN</sub> to T<sub>MAX</sub>: -40°C to +85°C. The die temperature, T<sub>J</sub>, must always be kept below 110°C.

<sup>3</sup> TTL input values are 0 V to 3 V, with input rise/fall times ≤3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. Analog output load ≤10 pF.

<sup>4</sup> Guaranteed by characterization

<sup>5</sup> Output delay measured from the 50% point of the rising edge of CLOCK to the 50% point of full-scale transition

<sup>6</sup> Pixel Port consists of the following:

Pixel inputs: P15–P0

Pixel controls: HSYNC, FIELD/VSYNC, BLANK


Clock input: CLOCK


<sup>7</sup> Teletext port consists of the following:


Teletext output: TTXREQ

Teletext input: TTX

#### **TIMING DIAGRAMS**







### **ABSOLUTE MAXIMUM RATINGS**

#### Table 7.

Parameter	Rating
V <sub>AA</sub> to GND	7 V
Voltage on Any Digital Input Pin	$GND-0.5V$ to $V_{AA}+0.5V$
Storage Temperature (T <sub>s</sub> )	–65°C to +150°C
Junction Temperature (T <sub>J</sub> )	150°C
Lead Temperature (Soldering, 10 sec)	260°C
Analog Outputs to GND <sup>1</sup>	$GND-0.5V$ to $V_{\text{AA}}$

<sup>1</sup> Analog output short circuit to any power supply or GND can be of an indefinite duration.

PACKAGE THERMAL PERFORMANCE

The 44-MQFP package used for this device takes advantage of an ADI patented thermal coastline lead frame construction. This maximizes heat transfer into the leads and reduces the package thermal resistance.

For the MQFP package, the junction-to-ambient ( $\theta_{JA}$ ) thermal resistance in still air on a four-layer PCB is 35.5°C/W. The junction-to-case thermal resistance ( $\theta_{JC}$ ) is 13.75°C/W. For the TQFP package,  $\theta_{JA}$  in still air on a four-layer PCB is 53.2°C/W.  $\theta_{JC}$  is 11.1°C/W. Junction Temperature =  $T_J = [V_{AA} (\Sigma DAC Output Current + I_{CCT}) \times \theta_{JA}] + Ambient Temperature.$ 

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

Table 8. Allowable Operating Conditions for KS and KSU	
Package Options	

		KS, WBS	KSU	
Conditions	3 V	5 V	3 V	5 V
4 DAC ON Double 75R <sup>1</sup>	Yes	+70°C max	+70°C max	No
4 DAC ON Low Power <sup>2</sup>	Yes	Yes	Yes	No
4 DAC ON Buffering <sup>3</sup>	Yes	Yes	Yes	Yes
3 DAC ON Double 75R	Yes	Yes	Yes	No
3 DAC ON Low Power	Yes	Yes	Yes	Yes
3 DAC ON Buffering	Yes	Yes	Yes	Yes
Yes	Yes	Yes	Yes	Yes
Yes	Yes	Yes		
4 DAC ON Buffering	Yes	Yes		

<sup>1</sup> DAC ON Double 75R refers to a condition where the DACs are terminated in a double 75R load and low power mode is disabled.

<sup>2</sup> DAC ON Low Power refers to a condition where the DACs are terminated in a double 75R load and low power mode is enabled.


<sup>3</sup> DAC ON Buffering refers to a condition where the DAC current is reduced to 5 mA and external buffers are used to drive the video load.

#### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



### **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**



#### Table 9. Pin Function Descriptions

Pin No.	Mnemonic	Input/ Output	Description
1, 11, 20, 28, 30	Vaa	P	Power Supply (3 V to 5 V).
2 to 9, 12 to 14, 38 to 42	P15 to P0	1	8-Bit 4:2:2 Multiplexed YCrCb Pixel Port (P7 to P0) or 16-Bit YCrCb Pixel Port (P15 to P0). P0 represents the LSB.
10, 19, 21, 29, 43	GND	G	Ground Pin.
15	HSYNC	I/O	HSYNC (Mode 1 and Mode 2) Control Signal. This pin may be configured to output (master mode) or accept (slave mode) sync signals.
16	FIELD/VSYNC	I/O	Dual Function FIELD (Mode 1) and VSYNC (Mode 2) Control Signal. This pin may be configured to output (master mode) or accept (slave mode) these control signals.
17	BLANK	I/O	Video Blanking Control Signal. The pixel inputs are ignored when this is Logic Level 0. This signal is optional.
18	ALSB	I	TTL Address Input. This signal sets up the LSB of the MPU address.
22	RESET	1	The input resets the on-chip timing generator and sets the ADV7170/ADV7171 into default mode. This is NTSC operation, Timing Slave Mode 0, 8-bit operation, 2 × composite and S-Video out, and DAC B powered on and DAC D powered off.
23	SCLOCK	I	MPU Port Serial Interface Clock Input.
24	SDATA	I/O	MPU Port Serial Data Input/Output.
25	СОМР	0	Compensation Pin. Connect a 0.1 $\mu$ F capacitor from COMP to V <sub>AA</sub> . For optimum dynamic performance in low power mode, the value of the COMP capacitor can be lowered to as low as 2.2 nF.
26	DAC C	0	RED/S-Video C/V Analog Output.
27	DAC D	0	GREEN/S-Video Y/Y Analog Output.
31	DAC B	0	BLUE/Composite/U Analog Output.
32	DAC A	0	PAL/NTSC Composite Video Output. Full-scale output is 180 IRE (1286 mV) for NTSC and 1300 mV for PAL.
33	VREF	I/O	Voltage Reference Input for DACs or Voltage Reference Output (1.235 V).
34	R <sub>SET</sub>	I	A 150 $\Omega$ resistor connected from this pin to GND is used to control full-scale amplitudes of the video signals.

Rev. C | Page 11 of 64

Pin No.	Mnemonic	Input/ Output	Description
35	SCRESET/RTC	I	This pin can be configured as an input by setting MR22 and MR21 of Mode Register 2. It can be configured as a subcarrier reset pin, in which case a low-to-high transition on this pin resets the subcarrier to Field 0. Alternatively, it may be configured as a real-time control (RTC) input.
36	TTXREQ	0	Teletext Data Request Signal. Defaults to GND when teletext not selected. Enables backward compatibility to ADV7175/ADV7176.
37	ТТХ	I	Teletext Data. Defaults to $V_{AA}$ when teletext not selected. Enables backward compatibility to ADV7175/ADV7176.
44	CLOCK	I	TTL Clock Input. Requires a stable 27 MHz reference clock for standard operation. Alternatively, a 24.5454 MHz (NTSC) or 29.5 MHz (PAL) can be used for square pixel operation.

### **GENERAL DESCRIPTION**

The ADV7170/ADV7171 are integrated digital video encoders that convert digital CCIR-601 4:2:2 8- or 16-bit component video data into a standard analog baseband television signal compatible with worldwide standards.

The on-board SSAF (super sub-alias filter) with extended luminance frequency response and sharp stop band attenuation enables studio-quality video playback on modern TVs, giving optimal horizontal line resolution.

An advanced power management circuit enables optimal control of power consumption in both normal operating modes and power-down or sleep modes.

The ADV7170/ADV7171 support both PAL and NTSC square pixel operation. The parts also incorporate WSS and CGMS-A data control generation.

The output video frames are synchronized with the incoming data timing reference codes. Optionally, the encoder accepts and can generate HSYNC, VSYNC, and FIELD timing signals. These timing signals can be adjusted to change pulse width and position while the part is in the master mode. The encoder requires a single, two-times pixel rate (27 MHz) clock for standard operation. Alternatively, the encoder requires a 24.5454 MHz clock for NTSC or 29.5 MHz clock for PAL square pixel mode operation. All internal timing is generated on-chip.

A separate teletext port enables the user to directly input teletext data during the vertical blanking interval.

The ADV7170/ADV7171 modes are set up over a 2-wire, serial bidirectional port (I<sup>2</sup>C-compatible) with two slave addresses.

Functionally, the ADV7170 and ADV7171 are the same with the exception that the ADV7170 can output the Macrovision anticopy algorithm.

The ADV7170/ADV7171 are packaged in a 44-lead MQFP package and a 44-lead TQFP package.

#### **DATA PATH DESCRIPTION**

For PAL B/D/G/H/I/M/N, and NTSC M and N modes, YcrCb 4:2:2 data is input via the CCIR-656 compatible pixel port at a 27 MHz data rate. The pixel data is demultiplexed to form three data paths. Y typically has a range of 16 to 235; Cr and Cb typically have a range of 128  $\pm$  112. However, it is possible to input data from 1 to 254 on Y, Cb, and Cr. The ADV7170/ADV7171 support PAL (B, D, G, H, I, M, N) and NTSC (with and without pedestal) standards. The appropriate SYNC, BLANK, and burst levels are added to the YCrCb data. Macrovision antitaping (ADV7170 only), closed-captioning, and teletext levels are also added to Y, and the resultant data is interpolated to a rate of 27 MHz. The interpolated data is filtered and scaled by three digital FIR filters.

The U and V signals are modulated by the appropriate subcarrier sine/cosine phases and added together to make up the chrominance signal. The luma (Y) signal can be delayed 1 to 3 luma cycles (each cycle is 74 ns) with respect to the chroma signal. The luma and chroma signals are then added together to make up the composite video signal. All edges are slew rate limited.

The YCrCb data is also used to generate RGB data with appropriate SYNC and BLANK levels. The RGB data is in synchronization with the composite video output. Alternatively, analog YUV data can be generated instead of RGB.

The four 10-bit DACs can be used to output the following:

Composite video + RGB video.

Composite video + YUV video.

Two composite video signals + LUMA and CHROMA (Y/C) signals.

Alternatively, each DAC can be individually powered off if not required.

Video output levels are illustrated in Appendix 6-Waveforms.

#### **INTERNAL FILTER RESPONSE**

The Y filter supports several different frequency responses, including two low-pass responses, two notch responses, an extended (SSAF) response, a CIF response, and a QCIF response. The UV filter supports several different frequency responses, including four low-pass responses, a CIF response, and a QCIF response that are shown in Table 10 and Table 11 and Figure 6 to Figure 18.


Filter Type	Filter Selection MR04 MR03 MR02						3 dB Bandwidth (MHz)	Stop-Band Cutoff (MHz)	Stop-Band Attenuation (dB)
Low Pass (NTSC)	0	0	0	0.091	4.157	7.37	-56		
Low Pass (PAL)	0	0	1	0.15	4.74	7.96	-64		
Notch (NTSC)	0	1	0	0.015	6.54	8.3	-68		
Notch (PAL)	0	1	1	0.095	6.24	8.0	-66		
Extended (SSAF)	1	0	0	0.051	6.217	8.0	-61		
CIF	1	0	1	0.018	3.0	7.06	-61		
QCIF	1	1	0	Monotonic	1.5	7.15	-50		


#### Table 10. Luminance Internal Filter Specifications


#### Table 11. Chrominance Internal Filter Specifications


Filter Type	Filter Selection MR07 MR06 MR05		Pass-Band Ripple (dB)	3 dB Bandwidth (MHz)	Stop-Band Cutoff (MHz)	Stop-Band Attenuation (dB)	
1.3 MHz Low Pass	0	0	0	0.084	1.395	3.01	-45
.65 MHz Low Pass	0	0	1	Monotonic	0.65	3.64	-58.5
1.0 MHz Low Pass	0	1	0	Monotonic	1.0	3.73	-49
2.0 MHz Low Pass	0	1	1	0.0645	2.2	5.0	-40
Reserved	1	0	0				
CIF	1	0	1	0.084	0.7	3.01	-45
QCIF	1	1	0	Monotonic	0.5	4.08	-50

### **TYPICAL PERFORMANCE CHARACTERISTICS**
















Figure 10. Extended Mode (SSAF) Luma Filter





Rev. C | Page 15 of 64















Rev. C | Page 16 of 64



### **FEATURES** COLOR BAR GENERATION

The ADV7170/ADV7171 can be configured to generate 100/7.5/75/7.5 color bars for NTSC or 100/0/75/0 color bars for PAL. These are enabled by setting MR17 of Mode Register 1 to Logic Level 1.

#### **SQUARE PIXEL MODE**

The ADV7170/ADV7171 can be used to operate in square pixel mode. For NTSC operation, an input clock of 24.5454 MHz is required. Alternatively, for PAL operation, an input clock of 29.5 MHz is required. The internal timing logic adjusts accordingly for square pixel mode operation. When the ADV7171 is configured for PAL square pixel mode, it supports 768 active pixels per line. NTSC square pixel mode supports 640 active pixels per line.

#### **COLOR SIGNAL CONTROL**

The color information can be switched on and off the video output using Bit MR24 of Mode Register 2.

#### **BURST SIGNAL CONTROL**

The burst information can be switched on and off the video output using Bit MR25 of Mode Register 2.

#### NTSC PEDESTAL CONTROL

The pedestal on both odd and even fields can be controlled on a line-by-line basis using the NTSC pedestal control registers. This allows the pedestals to be controlled during the vertical blanking interval.

#### **PIXEL TIMING DESCRIPTION**

The ADV7170/ADV7171 operate in either 8-bit or 16-bit YCrCb mode.

#### 8-Bit YCrCb Mode

This default mode accepts multiplexed YCrCb inputs through the P7 to P0 pixel inputs. The inputs follow the sequence Cb0, Y0 Cr0, Y1 Cb1, Y2, and so on. The Y, Cb, and Cr data are input on a rising clock edge.

#### 16-Bit YCrCb Mode

This mode accepts Y inputs through the P7 to P0 pixel inputs and multiplexed CrCb inputs through the P15 to P8 pixel inputs. The data is loaded on every second rising edge of CLOCK. The inputs follow the sequence Cb0, Y0 Cr0, Y1 Cb1, Y2, and so on.

#### SUBCARRIER RESET

Together with the SCRESET/RTC pin and Bit MR22 and Bit MR21 of Mode Register 2, the ADV7170/ADV7171 can be used in subcarrier reset mode. The subcarrier resets to Field 0 at the start of the following field when a low-to-high transition occurs on this input pin.

#### **REAL-TIME CONTROL**

Together with the SCRESET/RTC pin and Bit MR22 and Bit MR21 of Mode Register 2, the ADV7170/ADV7171 can be used to lock to an external video source. The real-time control mode allows the ADV7170/ADV7171 to automatically alter the subcarrier frequency to compensate for line length variation. When the part is connected to a device that outputs a digital data stream in the RTC format (such as a ADV7185 video decoder, shown in Figure 19), the part automatically changes to the compensated subcarrier frequency on a line-by-line basis. This digital data stream is 67 bits wide, and the subcarrier is contained in Bit 0 to Bit 21. Each bit is 2 clock cycles long. 00Hex should be written into all four subcarrier frequency registers when using this mode.


#### **VIDEO TIMING DESCRIPTION**

The ADV7170/ADV7171 are intended to interface to off-theshelf MPEG1 and MPEG2 decoders. Consequently, the ADV7170/ADV7171 accept 4:2:2 YCrCb pixel data via a CCIR-656 pixel port, and they have several video timing modes of operation that allow them to be configured as either system master video timing generators or as slaves to the system video timing generator. The ADV7170/ADV7171 generate all of the required horizontal and vertical timing periods and levels for the analog video outputs.

The ADV7170/ADV7171 calculate the width and placement of analog sync pulses, blanking levels, and color burst envelopes. Color bursts are disabled on appropriate lines, and serration and equalization pulses are inserted where required.

In addition, the ADV7170/ADV7171 support a PAL or NTSC square pixel operation in slave mode. The part requires an input pixel clock of 24.5454 MHz for NTSC and an input pixel clock of 29.5 MHz for PAL. The internal horizontal line counters place the various video waveform sections in the correct location for the new clock frequencies.

The ADV7170/ADV7171 have four distinct master and four distinct slave timing configurations. Timing Control is established with the bidirectional SYNC, BLANK, and FIELD/VSYNC pins. Timing Mode Register 1 can also be used to vary the timing pulse widths where they occur in relation to each other.




#### Vertical Blanking Data Insertion

It is possible to allow encoding of incoming YCbCr data on those lines of VBI that do not bear line sync or pre-/postequalization pulses (see Figure 21 to Figure 32). This mode of operation is called "partial blanking" and is selected by setting MR32 to 1. It allows the insertion of any VBI data (opened VBI) into the encoded output waveform. This data is present in the digitized incoming YcbCr data stream (for example, WSS data, CGMS, VPS, and so on). Alternatively, the entire VBI may be blanked (no VBI data inserted) on these lines by setting MR32 to 0.

#### *Mode 0 (CCIR-656): Slave Option* (Timing Register 0 TR0 = X X X X X 0 0 0)

The ADV7170/ADV7171 are controlled by the SAV (start active video) and EAV (end active video) time codes in the pixel data. All timing information is transmitted using a 4-byte synchronization pattern. A synchronization pattern is sent immediately before and after each line during active picture and retrace. Mode 0 is shown in Figure 20. The HSYNC, FIELD/VSYNC, and BLANK (if not used) pins should be tied high during this mode.





Rev. C | Page 19 of 64


#### Mode 0 (CCIR-656): Master Option

#### (Timing Register 0 TR0 = X X X X X 0 0 1)

The ADV7170/ADV7171 generate H, V, and F signals required for the SAV (start active video) and EAV (end active video) time codes in the CCIR656 standard. The H bit is output on the HSYNC pin, the V bit is output on the BLANK pin, and the F bit is output on the FIELD/VSYNC pin. Mode 0 is illustrated in Figure 21 (NTSC) and Figure 22 (PAL). The H, V, and F transitions relative to the video waveform are illustrated in Figure 23.








### Mode 1: Slave Option HSYNC, BLANK, FIELD

#### (Timing Register 0 TR0 = X X X X X 0 1 0)

In this mode the ADV7170/ADV7171 accept horizontal SYNC and odd/even FIELD signals. A transition of the FIELD input when HSYNC is low indicates a new frame, that is, vertical retrace. The BLANK signal is optional. When the BLANK input is disabled, the ADV7170/ADV7171 automatically blank all normally blank lines as per CCIR-624. Mode 1 is illustrated in Figure 24 (NTSC) and Figure 25 (PAL).



Rev. C | Page 22 of 64

#### Mode 1: Master Option HSYNC, BLANK, FIELD

#### (Timing Register 0 TR0 = X X X X X 0 1 1)

In this mode the ADV7170/ADV7171 can generate horizontal SYNC and odd/even FIELD signals. A transition of the FIELD input when HSYNC is low indicates a new frame, that is, vertical retrace. The BLANK signal is optional. When the BLANK input is disabled, the ADV7170/ADV7171 automatically blank all normally blank lines as per CCIR-624. Pixel data is latched on the rising clock edge following the timing signal transitions. Mode 1 is shown in Figure 24 (NTSC) and Figure 25 (PAL). Figure 26 illustrates the HSYNC, BLANK, and FIELD for an odd or even field transition relative to the pixel data.





Figure 26. Timing Mode 1 Odd/Even Field Transitions Master/Slave


#### Mode 2: Slave Option HSYNC, VSYNC, BLANK

#### (Timing Register 0 TR0 = X X X X X 1 0 0)

In this mode the ADV7170/ADV7171 accept horizontal and vertical SYNC signals. A coincident low transition of both HSYNC and <u>VSYNC</u> inputs indicates the start of an odd field. A <u>VSYNC</u> low transition when <u>HSYNC</u> is high indicates the start of an even field. The BLANK signal is optional. When the BLANK input is disabled, the ADV7170/ADV7171 automatically blank all normally blank lines as per CCIR-624. Mode 2 is illustrated in Figure 27 (NTSC) and Figure 28 (PAL).



Rev. C | Page 23 of 64



#### Mode 2: Master Option HSYNC, VSYNC, BLANK

#### (Timing Register 0 TR0 = X X X X X 1 0 1)

In this mode the ADV7170/ADV7171 can generate horizontal and vertical SYNC signals. A coincident low transition of both HSYNC and VSYNC inputs indicates the start of an odd field. A VSYNC low transition when HSYNC is high indicates the start of an even field. The BLANK signal is optional. When the BLANK input is disabled, the ADV7170/ADV7171 automatically blank all normally blank lines as per CCIR-624. Mode 2 is shown in Figure 27 (NTSC) and Figure 28 (PAL). Figure 29 shows the HSYNC, BLANK, and VSYNC for an even-to-odd field transition relative to the pixel data. Figure 30 shows the HSYNC, BLANK, and VSYNC for an odd-to-even field transition relative to the pixel data.





Figure 30. Timing Mode 2 Odd-to-Even Field Transition Master/Slave

Rev. C | Page 24 of 64

#### Mode 3: Master/Slave Option HSYNC, BLANK, FIELD

#### (Timing Register 0 TR0 = X X X X X 1 1 0 or X X X X X 1 1 1)

In this mode the ADV7170/ADV7171 accept or generate horizontal SYNC and odd/even FIELD signals. A transition of the FIELD input when HSYNC is high indicates a new frame, that is, vertical retrace. The BLANK signal is optional. When the BLANK input is disabled, the ADV7170/ADV7171 automatically blank all normally blank lines as per CCIR-624. Mode 3 is shown in Figure 31 (NTSC) and Figure 32 (PAL).



Rev. C | Page 25 of 64

#### **POWER-ON RESET**

After power-up, it is necessary to execute a reset operation. A reset occurs on the falling edge of a high-to-low transition on the RESET pin. This initializes the pixel port so that the pixel inputs, P7 to P0, are selected. After reset, the ADV7170/ ADV7171 is automatically set up to operate in NTSC mode. Subcarrier frequency code 21F07C16HEX is loaded into the subcarrier frequency registers. All other registers, with the exception of Mode Register 0, are set to 00H. All bits in Mode Register 0 are set to Logic Level 0, except Bit MR44. Bit MR44 of Mode Register 4 is set to Logic Level 1. This enables the 7.5 IRE pedestal.

#### SCH PHASE MODE


The SCH phase is configured in default mode to reset every four (NTSC) or eight (PAL) fields to avoid an accumulation of SCH phase error over time. In an ideal system, zero SCH phase error would be maintained forever, but in reality, this is impossible to achieve due to clock frequency variations. This effect is reduced by the use of a 32-bit DDS, which generates this SCH.


Resetting the SCH phase every four or eight fields avoids the accumulation of SCH phase error and results in very minor SCH phase jumps at the start of the four or eight field sequence.

Resetting the SCH phase should not be done if the video source does not have stable timing or the ADV7170/ADV7171 are configured in RTC mode (MR21 = 1 and MR22 = 1). Under these conditions (unstable video), the subcarrier phase reset should be enabled (MR22 = 0 and MR21 = 1) but no reset applied. In this configuration the SCH phase is never reset, which means the output video tracks the unstable input video. The subcarrier phase reset, when applied, resets the SCH phase to Field 0 at the start of the next field (for example, subcarrier phase reset applied in Field 5 [PAL] on the start of the next field SCH phase resets to Field 0).

#### **MPU PORT DESCRIPTION**

The ADV7170/ADV7171 support a 2-wire, serial (I<sup>2</sup>Ccompatible) microprocessor bus driving multiple peripherals. Two inputs, serial data (SDATA), and serial clock (SCLOCK), carry information between any devices connected to the bus. Each slave device is recognized by a unique address. The ADV7170/ADV7171 each have four possible slave addresses for both read and write operations. These are unique addresses for each device and are shown in Figure 33 and Figure 34. The LSB sets either a read or write operation. Logic Level 1 corresponds to a read operation, while Logic Level 0 corresponds to a write operation. A 1 is set by setting the ALSB pin of the ADV7170/ADV7171 to Logic Level 0 or Logic Level 1.








Figure 34. ADV7171 Slave Address

To control the various devices on the bus, the following protocol must be followed: first, the master initiates a data transfer by establishing a start condition, defined by a high-tolow transition on SDATA while SCLOCK remains high. This indicates that an address/data stream follows. All peripherals respond to the start condition and shift the next eight bits (7-bit address + R/RW bit). The bits transfer from MSB down to LSB. The peripheral that recognizes the transmitted address responds by pulling the data line low during the ninth clock pulse. This is known as an acknowledge bit. All other devices withdraw from the bus at this point and maintain an idle condition. The idle condition is where the device monitors the SDATA and SCLOCK lines waiting for the start condition and the correct transmitted address. The R/RW bit determines the direction of the data. A Logic Level 0 on the LSB of the first byte means that the master writes information to the peripheral. A Logic Level 1 on the LSB of the first byte means the master reads information from the peripheral.

The ADV7170/ADV7171 act as standard slave devices on the bus. The data on the SDATA pin is eight bits long, supporting the 7-bit addresses plus the R/RW bit. The ADV7170 has 48 subaddresses, and the ADV7171 has 26 subaddresses to enable access to the internal registers. It therefore interprets the first byte as the device address and the second byte as the starting subaddress. The subaddresses' auto-increment allows data to be written to or read from the starting subaddress. A data transfer is always terminated by a stop condition. The user can also access any unique subaddress register on a one-by-one basis without having to update all the registers. There is one exception. The subcarrier frequency registers should be updated in sequence, starting with Subcarrier Frequency Register 0. The auto-increment function should then be used to increment and access Subcarrier Frequency Register 1, Subcarrier Frequency Register 2, and Subcarrier Frequency Register 3. The subcarrier frequency registers should not be accessed independently.

Stop and start conditions can be detected at any stage during the data transfer. If these conditions are asserted out of sequence with normal read and write operations, they cause an immediate jump to the idle condition. During a given SCLOCK high period, the user should issue only one start condition, one stop condition, or a single stop condition followed by a single start condition. If an invalid subaddress is issued by the user, the ADV7170/ADV7171 do not issue an acknowledge, and they return to the idle condition. If in auto-increment mode the user exceeds the highest subaddress, the following action is taken:

In read mode, the highest subaddress register contents continue to be output until the master device issues a noacknowledge. This indicates the end of a read. A noacknowledge condition is where the SDATA line is not pulled low on the ninth pulse.

In write mode, the data for the invalid byte is not loaded into any subaddress register, a no-acknowledge is issued by the ADV7170/ADV7171, and the part returns to the idle condition.

Figure 35 illustrates an example of data transfer for a read sequence and the start and stop conditions.

Figure 36 shows bus write and read sequences.



Figure 35. Bus Data Transfer

#### **REGISTER ACCESSES**

The MPU can write to or read from all of the ADV7170/ ADV7171 registers except the subaddress register, which is a write-only register. The subaddress register determines which register the next read or write operation accesses. All communications with the part through the bus start with an access to the subaddress register. A read/write operation is performed from/to the target address, which then increments to the next address until a stop command on the bus is performed.

### **REGISTER PROGRAMMING**

This section describes each register, including subaddress register, mode registers, subcarrier frequency registers, subcarrier phase register, timing registers, closed captioning extended data registers, closed captioning data registers, and NTSC pedestal control registers, in terms of its configuration.

#### SUBADDRESS REGISTER (SR7 TO SR0)

The communications register is an 8-bit, write-only register. After the part has been accessed over the bus and a read/write operation is selected, the subaddress is set up. The subaddress register determines to/from which register the operation takes place.

Figure 37 shows the various operations under the control of the subaddress register. Zero should always be written to SR7 to SR6.

#### **REGISTER SELECT (SR5 TO SR0)**

These bits are set up to point to the required starting address.

#### MODE REGISTER 0 MR0 (MR07 TO MR00)

#### (Address [SR4 to SR0] = 00H)

Figure 38 shows the various operations under the control of Mode Register 0. This register can be read from as well as written to.

#### **MR0 BIT DESCRIPTION**

#### Output Video Standard Selection (MR01 to MR00)

These bits are used to set up the encode mode. The ADV7170/ ADV7171 can be set up to output NTSC, PAL B/D/G/H/I, and PAL M/N standard video.

#### Luminance Filter Control (MR02 to MR04)

These bits specify which luma filter is to be selected. The filter selection is made independent of whether PAL or NTSC is selected.

#### Chrominance Filter Control (MR05 to MR07)

These bits select the chrominance filter. A low-pass filter can be selected with a choice of cutoff frequencies, 0.65 MHz, 1.0 MHz, 1.3 MHz, or 2 MHz, along with a choice of CIF or QCIF filters.




Figure 36. Write and Read Sequences

$\square$	SR7	s	R6 )	( s	R5	SR4 SR3	SR2	SR1	SR0								
	-		$\vec{-}$														
Г		SR7-S	R5 (000	)													
	ZERO			/RITTE	N												
L	TO TH	ESE BIT	rs														
				ΔΓ	OV7171	SUBADDRESS REGISTER									V7170	I SUBADDRESS REGISTER	
								POWER-UP/		<b>—</b>		1					POWER-UP/
SR5	SR4	SR3	SR2	SR1	SR0			RESET VALU (HEX)	IE	SR5	SR4	SR3	SR2	SR1	SR0		RESET VALUE (HEX)
0	0	0	0	0	0	MODE REGISTER 0		00		0	0	0	0	0	0	MODE REGISTER 0	00
0	0	0	0	0	1	MODE REGISTER 1		58		0	0	0	0	0	1	MODE REGISTER 1	58
0	0	0	0	1	0	MODE REGISTER 2		00		0	0	0	0	1	0	MODE REGISTER 2	00
0	0	0	0	1	1	MODE REGISTER 3		00		0	0	0	0	1	1	MODE REGISTER 3	00
0	0	0	1	0	0	MODE REGISTER 4		10		0	0	0	1	0	0	MODE REGISTER 4	10
0	0	0	1	0	1	RESERVED		00		0	0	0	1	0	1	RESERVED	00
0	0	0	1	1	0	RESERVED		00		0	0	0	1	1	0	RESERVED	00
0	0	0	1	1	1	TIMING MODE REGISTER 0		00		0	0	0	1	1	1	TIMING MODE REGISTER 0	00
0	0	1	0	0	0	TIMING MODE REGISTER 1		00		0	0	1	0	0	0	TIMING MODE REGISTER 1	00
0	0	1	0	0	1	SUBCARRIER FREQUENCY R	EGISTER 0	16*		0	0	1	0	0	1	SUBCARRIER FREQUENCY REGISTER 0	16*
0	0	1	0	1	0	SUBCARRIER FREQUENCY R	EGISTER 1	7C		0	0	1	0	1	0	SUBCARRIER FREQUENCY REGISTER 1	7C
0	0	1	0	1	1	SUBCARRIER FREQUENCY R	EGISTER 2	F0		0	0	1	0	1	1	SUBCARRIER FREQUENCY REGISTER 2	F0
0	0	1	1	0	0	SUBCARRIER FREQUENCY R	EGISTER 3	21		0	0	1	1	0	0	SUBCARRIER FREQUENCY REGISTER 3	21
0	0	1	1	0	1	SUBCARRIER PHASE REGIST	ER	00		0	0	1	1	0	1	SUBCARRIER PHASE REGISTER	00
0	0	1	1	1	0	CLOSED CAPTIONING EXTEN	DED DATA BYTE 0	00		0	0	1	1	1	0	CLOSED CAPTIONING EXTENDED DATA BYTE 0	00
0	0	1	1	1	1	CLOSED CAPTIONING EXTEN	DED DATA BYTE 1	00		0	0	1	1	1	1	CLOSED CAPTIONING EXTENDED DATA BYTE 1	00
0	1	0	0	0	0	CLOSED CAPTIONING DATA	BYTE 0	00		0	1	0	0	0	0	CLOSED CAPTIONING DATA BYTE 0	00
0	1	0	0	0	1	CLOSED CAPTIONING DATA	BYTE 1	00		0	1	0	0	0	1	CLOSED CAPTIONING DATA BYTE 1	00
0	1	0	0	1	0	NTSC PEDESTAL CONTROL R PAL TTX CONTROL REG 0	EG 0/	00		0	1	0	0	1	0	NTSC PEDESTAL CONTROL REG 0/ PAL TTX CONTROL REG 0	00
0	1	0	0	1	1	NTSC PEDESTAL CONTROL R PAL TTX CONTROL REG 1	EG 1/	00		0	1	0	0	1	1	NTSC PEDESTAL CONTROL REG 1/ PAL TTX CONTROL REG 1	00
0	1	0	1	0	0	NTSC PEDESTAL CONTROL R PAL TTX CONTROL REG 2	EG 2/	00		0	1	0	1	0	0	NTSC PEDESTAL CONTROL REG 2/ PAL TTX CONTROL REG 2	00
0	1	0	1	0	1	NTSC PEDESTAL CONTROL R PAL TTX CONTROL REG 3	EG 3/	00		0	1	0	1	0	1	NTSC PEDESTAL CONTROL REG 3/ PAL TTX CONTROL REG 3	00
0	1	0	1	1	0	CGMS_WSS_0		00		0	1	0	1	1	0	CGMS_WSS_0	00
0	1	0	1	1	1	CGMS_WSS_1		00		0	1	0	1	1	1	CGMS_WSS_1	00
0	1	1	0	0	0	CGMS_WSS_2		00		0	1	1	0	0	0	CGMS_WSS_2	00
0	1	1	0	0	1	TELETEXT REQUEST CONTRO	DL REGISTER	00	)	0	1	1	0	0	1	TELETEXT REQUEST CONTROL REGISTER	00
										0	1	1	0	1	0	RESERVED	00
										0	1	1	0	1	1	RESERVED	00
										0	1	1	1	0	0	RESERVED	00
										0	1	1	1	0	1	RESERVED	00
										0	1	1	1	1	0	MACROVISION REGISTERS	00
										0	1	1	1	1	1	MACROVISION REGISTERS	00
										1	0	0	0	0	0	MACROVISION REGISTERS	00
										1	0	0	0	0	1	MACROVISION REGISTERS	00
										1	0	0	0	1	0	MACROVISION REGISTERS	00
										1	0	0	0	1	1	MACROVISION REGISTERS	00
			*SUE		IER FR	EQUENCY REGISTER 0 = 16 POWER-UP FOR NTSC. THIS	REGISTER			1	0	0	1	0	0	MACROVISION REGISTERS	00
						GRAMMED TO 1F FOR ACC				1	0	0	1	0	1	MACROVISION REGISTERS	00
										1	0	0	1	1	0	MACROVISION REGISTERS	00

Figure 37. Subaddress Register Map

0 0

1 0

 MACROVISION REGISTERS

1 MACROVISION REGISTERS

	MR07 N		MR06	MR05	MR04	MR03	MR	)2
	c		(					
MR07	MR06	MR05						
0	0	0 0 1.3MHz LOW PASS FILTER		FILTER			MR0	
0	0	1	0.65M	Hz LOW PAS	S FILTER		L	0
0	1	0	1.0MH	z LOW PASS	FILTER		L	0
0	1	1	2.0MH	z LOW PASS	FILTER			1
1	0	0	RESE	RVED				_1
1	0	1	CIF					
1	1	0	Q CIF					UMA
1	1	1	RESE	RVED		MR04	MR03	MR
						0	0	0

ł		OUTPUT VIDEO STANDARD SELECTION										
1			MR01	MR00								
1			0	0	NTSC							
1			0	1	PAL (B, D, G, H, I)							
1			1	0	PAL (M)							
1			1	1	RESERVED							
1												
1	LUMA FILTER SELECT											
)	MR04	MR03	MR02									
	0	0	0	LOW	LOW PASS FILTER (NTSC)							
	0	0	1	LOW	LOW PASS FILTER (PAL)							
	0 1 0 0 1 0		0	NOTO	NOTCH FILTER (NTSC)							
			1	NOTO	NOTCH FILTER (PAL)							
			0	EXTE	EXTENDED MODE							
	1	0	1	CIF	CIF							
	1	1	0	0 Q CIF								
		1 1 1 RESERVED										

MR01

MR00

Figure 38. Mode Register 0

#### MODE REGISTER 1 MR1 (MR17 TO MR10)

#### (Address (SR4 to SR0) = 01H)

Figure 39 shows the various operations under the control of Mode Register 1. This register can be read from as well as written to.

#### **MR1 BIT DESCRIPTION**

#### Interlace Control (MR10)

This bit is used to set up the output to interlaced or noninterlaced mode. This mode is only relevant when the part is in composite video mode.

#### Closed Captioning Field Selection (MR12 to MR11)

These bits control the fields on which closed captioning data is displayed. Closed captioning information can be displayed on an odd field, even field, or both odd and even fields.

#### DAC Control (MR16 to MR13)

These bits can be used to power down the DACs. This can be used to reduce the power consumption of the ADV7170/ ADV7171 if any of the DACs are not required in the application.

#### Color Bar Control (MR17)

This bit can be used to generate and output an internal color bar test pattern. The color bar configuration is 100/7.5/75/7.5 for NTSC and 100/0/75/0 for PAL. It is important to note that when color bars are enabled, the ADV7170/ADV7171 are configured in a master timing mode.

#### MODE REGISTER 2 MR2 (MR27 TO MR20)

#### (Address [SR4 to SR0] = 02H)

Mode Register 2 is an 8-bit-wide register.

Figure 40 shows the various operations under the control of Mode Register 2. This register can be read from as well as written to.

#### MR2 BIT DESCRIPTION Square Pixel Control (MR20)

This bit is used to set up square pixel mode. This is available in slave mode only. For NTSC, a 24.5454 MHz clock must be supplied. For PAL, a 29.5 MHz clock must be supplied.




Figure 41. Mode Register 3

#### Genlock Control (MR22 to MR21)

These bits control the genlock feature of the ADV7170/ ADV7171. Setting MR21 to a Logic Level 1 configures the SCRESET/RTC pin as an input. Setting MR22 to Logic Level 0 configures the SCRESET/RTC pin as a subcarrier reset input. Therefore, the subcarrier resets to Field 0 following a low-tohigh transition on the SCRESET/RTC pin. Setting MR22 to Logic Level 1 configures the SCRESET/RTC pin as a real-time control input.

#### Active Video Line Duration (MR23)

This bit switches between two active video line durations. A 0 selects CCIR REC601 (720 pixels PAL/NTSC), and

a 1 selects ITU-R.BT470 standard for active video duration (710 pixels NTSC; 702 pixels PAL).

#### Chrominance Control (MR24)

This bit enables the color information to be switched on and off the video output.

#### **Burst Control (MR25)**

This bit enables the burst information to be switched on and off the video output.

#### Low Power Mode (MR26)

This bit enables the lower power mode of the ADV7170/ ADV7171, reducing the DAC current by 45%.

#### Reserved (MR27)

A Logic Level 0 must be written to this bit.

#### MODE REGISTER 3 MR3 (MR37 TO MR30)

#### (Address [SR4 to SR0] = 03H)

Mode Register 3 is an 8-bit-wide register. Figure 41 shows the various operations under the control of Mode Register 3.

#### **MR3 BIT DESCRIPTION**

#### Revision Code (MR30 to MR31)

These bits are read-only and indicate the revision of the device.

#### VBI Open (MR32)

This bit determines whether or not data in the vertical blanking interval (VBI) is output to the analog outputs or blanked. VBI data insertion is not available in Slave Mode 0. Also, when both BLANK input control and VBI-open are enabled, BLANK input control has priority; that is, VBI data insertion does not work.

#### DAC Output (MR33)

This bit is used to switch the DAC outputs from SCART to a EUROSCART configuration. A complete table of all DAC output configurations is shown in Table 12.

#### Chroma Output Select (MR34)

With this active high bit it is possible to output YUV data with a composite output on the fourth DAC or a chroma output on the fourth DAC (0 = CVBS; 1 = CHROMA).

#### Teletext Enable (MR35)

This bit must be set to 1 to enable teletext data insertion on the TTX pin.

#### TTXREQ Bit Mode Control (MR36)

This bit enables switching of the teletext request signal from a continuous high signal (MR36 = 0) to a bit wise request signal (MR36 = 1).

#### Input Default Color (MR37)

This bit determines the default output color from the DACs for zero input pixel data (or disconnected). A Logic Level 0 means that the color corresponding to 00000000 is displayed. A Logic Level 1 forces the output color to black for 00000000 pixel input video data.

MR34	MR40	MR41	MR33	DAC A	DAC B	DAC C	DAC D	Simultaneous Output
0	0	0	0	CVBS	CVBS	С	Y	2 composite and Y/C
0	0	0	1	Y	CVBS	С	CVBS	2 composite and Y/C
0	0	1	0	CVBS	CVBS	С	Y	2 composite and Y/C
0	0	1	1	Y	CVBS	С	CVBS	2 composite and Y/C
0	1	0	0	CVBS	В	R	G	RGB and composite
0	1	0	1	G	В	R	CVBS	RGB and composite
0	1	1	0	CVBS	U	V	Y	YUV and composite
0	1	1	1	Y	U	V	CVBS	YUV and composite
1	0	0	0	С	CVBS	С	Y	1 composite, Y and 2C
1	0	0	1	Y	CVBS	С	С	1 composite, Y and 2C
1	0	1	0	С	CVBS	С	Y	1 composite, Y and 2C
1	0	1	1	Y	CVBS	С	С	1 composite, Y and 2C
1	1	0	0	С	В	R	G	RGB and C
1	1	0	1	G	В	R	С	RGB and C
1	1	1	0	С	U	V	Y	YUV and C
1	1	1	1	Y	U	V	С	YUV and C

#### Table 12. DAC Output Configuration Matrix

CVBS: Composite video baseband signal

Y: Luminance component signal (for YUV or Y/C mode)

C: Chrominance signal (for Y/C mode)

U: Chrominance component signal (for YUV mode)

V: Chrominance component signal (for YUV mode)

R: RED Component video (for RGB mode)

G: GREEN Component video (for RGB mode)

B: BLUE Component video (for RGB mode)

Each DAC can be powered on or off individually with the following control bits (0 = ON; 1 = OFF):

MR13-DAC C

MR14-DAC D

MR15-DAC B

MR16-DAC A




Figure 42. Mode Register 4

#### MODE REGISTER 4 MR4 (MR47 TO MR40)

#### (Address (SR4 to SR0) = 04H)

Mode Register 4 is an 8-bit-wide register. Figure 42 shows the various operations under the control of Mode Register 4.

#### **MR4 BIT DESCRIPTION**

#### **Output Select (MR40)**

This bit specifies if the part is in composite video mode or RGB/YUV mode. Note that in RGB/YUV mode the composite signal is still available.

#### RGB/YUV Control (MR41)

This bit enables the output from the RGB DACs to be set to YUV output video standard.

#### RGB Sync (MR42)

This bit is used to set up the RGB outputs with the sync information encoded on all RGB outputs.

#### VSYNC\_3H (MR43)

When this bit is enabled (1) in slave mode, it is possible to drive the VSYNC active low input for 2.5 lines in PAL mode and 3 lines in NTSC mode. When this bit is enabled in master mode, the ADV7170/ADV7171 output an active low VSYNC signal for 3 lines in NTSC mode and 2.5 lines in PAL mode.

#### Pedestal Control (MR44)

This bit specifies whether a pedestal is to be generated on the NTSC composite video signal. This bit is invalid if the ADV7170/ADV7171 are configured in PAL mode.

#### Active Video Filter Control (MR45)

This bit controls the filter mode applied outside the active video portion of the line. This filter ensures that the sync rise and fall times are always on spec regardless of which luma filter is selected. This mode is enabled by a Logic Level 1.

#### Sleep Mode Control (MR46)

When this bit is set to 1, sleep mode is enabled. With this mode enabled, power consumption of the ADV7170/ADV7171 is reduced to typically 200 nA. The I<sup>2</sup>C registers can be written to and read from when the ADV7170/ADV7171 are in sleep mode. If MR46 is set to a 0 when the device is in sleep mode, the ADV7170/ADV7171 come out of sleep mode and resume normal operation. Also, if the RESET signal is applied during sleep mode, the ADV7170/ADV7171 come out of sleep mode and resume normal operation.

#### Reserved (MR47)

A Logic Level 0 should be written to this bit.

#### TIMING MODE REGISTER 0 (TR07 TO TR00) (Address [SR4 to SR0] = 07H)

Figure 43 shows the various operations under the control of Timing Register 0. This register can be read from as well as written to.




Figure 43. Timing Register 0

#### **TRO BIT DESCRIPTION**

#### Master/Slave Control (TR00)

This bit controls whether the ADV7170/ADV7171 is in Master or Slave Mode.

#### Timing Mode Selection (TR02 to TR01)

These bits control the timing mode of the ADV7170/ ADV7171. These modes are described in more detail in the Timing and Control section.

#### BLANK Control (TR03)

This bit controls whether the BLANK input is used when the part is in slave mode.

#### Luma Delay (TR05 to TR04)

These bits control the addition of a luminance delay. Each bit represents a delay of 74 ns.

#### Pixel Port Control (TR06)

This bit is used to set the pixel port to accept 8-bit or 16-bit data. If an 8-bit input is selected, the data will be set up on Pin P7 to Pin P0.

#### Timing Register Reset (TR07)

Toggling TR07 from low to high and low again resets the internal timing counters. This bit should be toggled after power-up, reset or changing to a new timing mode.

#### TIMING MODE REGISTER 1 (TR17 TO TR10)

#### (Address (SR4 to SR0) = 08H)

Timing Register 1 is an 8-bit-wide register.

Figure 44 shows the various operations under the control of Timing Register 1. This register can be read from as well written to. This register can be used to adjust the width and position of the master mode timing signals.

#### TR1 BIT DESCRIPTION

#### HSYNC Width (TR11 to TR10)

These bits adjust the HSYNC pulse width.

#### HSYNC to FIELD/VSYNC Delay (TR13 to TR12)

These bits adjust the position of the HSYNC output relative to the FIELD/VSYNC output.

#### HSYNC to FIELD Rising Edge Delay (TR15 to TR14)


When the ADV7170/ADV7171 are in Timing Mode 1, these bits adjust the position of the HSYNC output relative to the FIELD output rising edge.

#### VSYNC Width (TR15 to TR14)

When the ADV7170/ADV7171 are configured in Timing Mode 2, these bits adjust the  $\overline{\text{VSYNC}}$  pulse width.

#### HSYNC to Pixel Data Adjust (TR17 to TR16)

This enables the HSYNC to be adjusted with respect to the pixel data. This allows the Cr and Cb components to be swapped. This adjustment is available in both master timing mode and slave timing mode.



# SUBCARRIER FREQUENCY REGISTERS 0 TO 3 (FSC3 TO FSC0)

#### (Address [SR4 to SR00] = 09H to 0CH)

These 8-bit-wide registers are used to set up the subcarrier frequency. The value of these registers is calculated by using the following equation, rounded to the nearest integer:

 $\frac{\textit{No. of Subcarrier Frequency Values in One Line of Video Line}}{\textit{No. of 27 MHz Clock Cycles in One Video Line}} \times 2^{32}$ 

For example, in NTSC mode,

Subcarrier Frequency Value =  $\frac{227.5}{1716} \times 2^{32} = 569408542d = 21F07C1Fh$ 

Note that on power-up,  $F_{SC}$  Register 0 is set to 16h. A value of 1F as derived above is recommended.

Program as follows:

FSC Register 0: 1FH

FSC Register 2: 7CH

FSC Register 3: F0H

FSC Register 4: 21H

Figure 45 shows how the frequency is set up by the four registers.




Figure 45. Subcarrier Frequency Register

#### SUBCARRIER PHASE REGISTERS (FP7 TO FP0) (Address [SR4 to SR0] = 0DH)

This 8-bit-wide register is used to set up the subcarrier phase. Each bit represents 1.41°. For normal operation this register is set to 00Hex.

### CLOSED CAPTIONING EVEN FIELD DATA REGISTER 1 TO 0 (CED15 TO CED0)

#### (Address [SR4–SR0] = 0E to 0FH)


These 8-bit-wide registers are used to set up the closed captioning extended data bytes on even fields. Figure 46 shows how the high and low bytes are set up in the registers.



#### CLOSED CAPTIONING ODD FIELD DATA REGISTERS 1 TO 0 (CCD15 TO CCD0)

#### (Subaddress [SR4 to SR0] = 10H to 11H)

These 8-bit-wide registers are used to set up the closed captioning data bytes on odd fields. Figure 47 shows how the high and low bytes are set up in the registers.



Rev. C | Page 35 of 64

#### NTSC PEDESTAL/PAL TELETEXT CONTROL REGISTERS 3 TO 0 (PCE15 TO PCE0, PCO15 TO PCO0)/(TXE15 TO TXE0, TXO15 TO TXO0) (Subaddress [SR4–SR0] = 12H to 15H)

These 8-bit-wide registers are used to enable the NTSC pedestal/PAL teletext on a line-by-line basis in the vertical blanking interval for both odd and even fields. Figure 48 and Figure 49 show the four control registers. A Logic Level 1 in any of the bits of these registers has the effect of turning the pedestal off on the equivalent line when used in NTSC. A Logic Level 1 in any of the bits of these registers has the effect of turning on teletext on the equivalent line when used in PAL.

LINE 17 LINE 16 LINE 15 LINE 14 LINE 13 LINE 12 LINE 11 LINE 10 FIELD 1/3 PC07 PC06 PC05 PC04 PC03 PC02 PC01 PC00
LINE 25 LINE 24 LINE 23 LINE 22 LINE 21 LINE 20 LINE 19 LINE 18
FIELD 1/3 PC015 PC014 PC013 PC012 PC011 PC010 PC09 PC08
LINE 17 LINE 16 LINE 15 LINE 14 LINE 13 LINE 12 LINE 11 LINE 10
FIELD 2/4 PCE7 PCE6 PCE5 PCE4 PCE3 PCE2 PCE1 PCE0
LINE 25 LINE 24 LINE 23 LINE 22 LINE 21 LINE 20 LINE 19 LINE 18 $_{\equiv}$
FIELD 2/4 PCE15 PCE14 PCE13 PCE12 PCE11 PCE10 PCE9 PCE8
Figure 48. Pedestal Control Registers

LINE 14 LINE 13 LINE 12 LINE 11 LINE 10 LINE 9 LINE 8 LINE 7 FIELD 1/3 TX07 TX06 TX05 TX04 TX03 TX02 TX01 TX00 LINE 22 LINE 21 LINE 20 LINE 19 LINE 18 LINE 17 LINE 16 LINE 15 FIELD 1/3 TX015 TX014 TX013 TX012 TX011 TX010 TX09 TX08 LINE 14 LINE 13 LINE 12 LINE 11 LINE 10 LINE 9 LINE 8 LINE 7 FIELD 2/4 TXE7 TXE6 TXE5 TXE4 TXE3 TXE2 TXE1 TXE0 LINE 22 LINE 21 LINE 20 LINE 19 LINE 18 LINE 17 LINE 16 LINE 15 FIELD 2/4 TXE15 TXE14 TXE13 TXE12 TXE11 TXE10 TXE9 TXE8

Figure 49. Teletext Control Registers

#### TELETEXT REQUEST CONTROL REGISTER TC07 (TC07 TO TC00)

#### (Address [SR4 to SR0] = 19H)

Teletext control register is an 8-bit-wide register. See Figure 50.

#### TTXREQ Rising Edge Control (TC07 to TC04)

These bits control the position of the rising edge of TTXREQ. It can be programmed from zero CLOCK cycles to a maximum of 15 CLOCK cycles. See Figure 59.

#### TTXREQ Falling Edge Control (TC03 to TC00)

These bits control the position of the falling edge of TTXREQ. It can be programmed from zero CLOCK cycles to a max of 15 CLOCK cycles. This controls the active window for teletext data. Increasing this value reduces the amount of teletext bits below the default of 360. If Bit TC03 to Bit TC00 are 00Hex when bits TC07 to TC04 are changed, the falling edge of TTXREQ tracks that of the rising edge (that is, the time between the falling and rising edge remains constant). See Figure 59.

#### CGMS\_WSS REGISTER 0 C/W0 (C/W07 TO C/W00) (Address [SR4 to SR0] = 16H)

CGMS\_WSS Register 0 is an 8-bit-wide register. Figure 51 shows the operations under the control of this register.

#### C/W0 BIT DESCRIPTION CGMS Data Bits (C/W03 to C/W00)

These four data bits are the final four bits of the CGMS data output stream. Note it is CGMS data ONLY in these bit positions; that is, WSS data does not share this location.

#### CGMS CRC Check Control (C/W04)

When this bit is enabled (1), the last six bits of the CGMS data (that is, the CRC check sequence) are calculated internally by the ADV7170/ADV7171. If this bit is disabled (0), the CRC values in the register are output to the CGMS data stream.

#### CGMS Odd Field Control (C/W05)

When this bit is set (1), CGMS is enabled for odd fields. Note this is valid only in NTSC mode.

#### CGMS Even Field Control (C/W06)


When this bit is set (1), CGMS is enabled for even fields. Note this is valid only in NTSC mode.


#### WSS Control (C/W07)

When this bit is set (1), wide screen signaling is enabled. Note this is valid only in PAL mode.

Г	TC07	тс	:06	TCO	5	TC04			TC03	1	C02	тс	01	тсо	<u>)</u>
				-	1004		<u> </u>		_			•.			
	TT	XREQ F	RISING	EDGE C	ONT	ROL			TT	(REQ F	ALLING	EDGE	CONT	ROL	1
	TC07	TC06	TC05	TC04					TC03	TC02	TC01	TC00			
	0	0	0	0	0 F	PCLK			0	0	0	0	0 P	CLK	
	0	0	0	1	16	PCLK			0	0	0	1	1 P	CLK	
		"				PCLK				"				CLK	
	1	1	1	0	14	PCLK			1	1	1	0	14	PCLK	-050
	1	1	1	1	15	PCLK			1	1	1	1	15	PCLK	00221-050

Figure 50. Teletext Control Register





## CGMS\_WSS REGISTER 1 C/W1 (C/W17 TO C/W10)

### (Address [SR4 to SR0] = 17H)

CGMS\_WSS Register 1 is an 8-bit-wide register. Figure 52 shows the operations under the control of this register.

## **C/W1 BIT DESCRIPTION**

### CGMS/WSS Data Bits (C/W15 to C/W10)

These bit locations are shared by CGMS data and WSS data. In NTSC mode, these bits are CGMS data. In PAL mode, these bits are WSS data.

## CGMS DATA BITS (C/W17 TO C/W16)


These bits are CGMS data bits only.


## CGMS\_WSS REGISTER 2 C/W1 (C/W27 TO C/W20) (Address [SR4 to SR0] = 18H)

CGMS\_WSS Register 2 is an 8-bit-wide register. Figure 53 shows the operations under the control of this register.

## C/W2 BIT DESCRIPTION CGMS/WSS Data Bits (C/W27 to C/W20)

These bit locations are shared by CGMS data and WSS data. In NTSC mode, these bits are CGMS data. In PAL mode, these bits are WSS data.





Rev. C | Page 37 of 64

## APPENDICES APPENDIX 1—BOARD DESIGN AND LAYOUT CONSIDERATIONS

The ADV7170/ADV7171 are highly integrated circuits containing both precision analog and high speed digital circuitry. They have been designed to minimize interference effects of the high speed digital circuitry on the integrity of the analog circuitry. It is imperative that these same design and layout techniques be applied to the system level design so that high speed, accurate performance is achieved. Figure 54 shows the analog interface between the device and monitor.

The layout should be optimized for lowest noise on the ADV7170/ADV7171 power and ground lines by shielding the digital inputs and providing good decoupling. The lead length between groups of  $V_{AA}$  and GND pins should be minimized to minimize inductive ringing.

### **Ground Planes**

The ground plane should encompass all ADV7170/ADV7171 ground pins, voltage reference circuitry, power supply bypass circuitry for the ADV7170/ADV7171, the analog output traces, and all the digital signal traces leading up to the ADV7170/ ADV7171. The ground plane is the board's common ground plane.

### **Power Planes**

The ADV7170, the ADV7171, and any associated analog circuitry should each have its own power plane, referred to as the analog power plane ( $V_{AA}$ ). This power plane should be connected to the regular PCB power plane ( $V_{CC}$ ) at a single point through a ferrite bead. This bead should be located within three inches of the ADV7170/ADV7171.

The metallization gap separating device power plane and board power plane should be as narrow as possible to minimize the obstruction to the flow of heat from the device into the general board.

The PCB power plane should provide power to all digital logic on the PC board, and the analog power plane should provide power to all ADV7170/ADV7171 power pins and voltage reference circuitry.

Plane-to-plane noise coupling can be reduced by ensuring that portions of the regular PCB power and ground planes do not overlay portions of the analog power plane unless they can be arranged so that the plane-to-plane noise is common-mode.

## Supply Decoupling

For optimum performance, bypass capacitors should be installed using the shortest leads possible, consistent with reliable operation, to reduce the lead inductance. Best performance is obtained with 0.1  $\mu$ F ceramic capacitor decoupling. Each group of V<sub>AA</sub> pins on the ADV7170/ADV7171 must have at least one 0.1  $\mu$ F decoupling capacitor to GND. These capacitors should be placed as close as possible to the device.

It is important to note that while the ADV7170/ADV7171 contain circuitry to reject power supply noise, this rejection decreases with frequency. If a high frequency switching power supply is used, the designer should pay close attention to reducing power supply noise and consider using a threeterminal voltage regulator for supplying power to the analog power plane.

### Digital Signal Interconnect

The digital inputs to the ADV7170/ADV7171 should be isolated as much as possible from the analog outputs and other analog circuitry. Also, these input signals should not overlay the analog power plane.

Due to the high clock rates involved, long clock lines to the ADV7170/ADV7171 should be avoided to reduce noise pickup.

Any active termination resistors for the digital inputs should be connected to the regular PCB power plane ( $V_{CC}$ ) and not to the analog power plane.

## Analog Signal Interconnect


The ADV7170/ADV7171 should be located as close as possible to the output connectors to minimize noise pickup and reflections due to impedance mismatch.

The video output signals should overlay the ground plane, not the analog power plane, to maximize the high frequency power supply rejection.


Digital inputs, especially pixel data inputs and clocking signals, should never overlay any of the analog signal circuitry and should be kept as far away as possible.

For best performance, the outputs should each have a 75  $\Omega$  load resistor connected to GND. These resistors should be placed as close as possible to the ADV7170/ADV7171 to minimize reflections.

The ADV7170/ADV7171 should have no inputs left floating. Any inputs that are not required should be tied to ground.



The circuit in Figure 55 can be used to generate a 13.5 MHz waveform using the 27 MHz clock and the HSYNC pulse. This waveform is guaranteed to produce the 13.5 MHz clock in synchronization with the 27 MHz clock. This 13.5 MHz clock can be used if a 13.5 MHz clock is required by the MPEG decoder. This guarantees that the Cr and Cb pixel information is input to the ADV7170/ADV7171 in the correct sequence.



## **APPENDIX 2—CLOSED CAPTIONING**

The ADV7170/ADV7171 support closed captioning, conforming to the standard television synchronizing waveform for color transmission. Closed captioning is transmitted during the blanked active line time of the odd fields Line 21 and the even fields Line 284.

Closed captioning consists of a 7-cycle sinusoidal burst that is frequency- and phase-locked to the caption data. After the clock run-in signal, the blanking level is held for two data bits and is followed by a Logic Level 1 start bit. 16 bits of data follow the start bit. These consist of two 8-bit bytes, seven data bits and one odd parity bit. The data for these bytes is stored in Closed Captioning Data Register 0 and Closed Captioning Data Register 1.

The ADV7170/ADV7171 also support the extended closed captioning operation, which is active during even fields and is encoded on scan Line 284. The data for this operation is stored in Closed Captioning Extended Data Register 0 and Closed Captioning Extended Data Register 1.

All clock run-in signals and timing to support closed captioning on Line 21 and Line 284 are automatically generated by the ADV7170/ADV7171. All pixel inputs are ignored during Line 21 and Line 284. FCC Code of Federal Regulations (CFR) 47 Section 15.119 and EIA608 describe the closed captioning information for Line 21 and Line 284.

The ADV7170/ADV7171 use a single buffering method. This means that the closed captioning buffer is only one byte deep; therefore, there is no frame delay in outputting the closed captioning data, unlike other 2-byte deep buffering systems. The data must be loaded at least one line before (Line 20 or Line 283) it is outputted on Line 21 and Line 284. A typical implementation of this method is to use VSYNC to interrupt a microprocessor, which in turn loads the new data (two bytes) in every field. If no new data is required for transmission, you must insert zeros in both the data registers; this is called nulling. It is also important to load control codes, all of which are double bytes, on Line 21, or a TV does not recognize them. If you have a message like "Hello World," which has an odd number of characters, it is important to pad it out to an even number to get end-of-caption, 2-byte control code to land in the same field.




Figure 56. Closed Captioning Waveform (NTSC)

## APPENDIX 3—COPY GENERATION MANAGEMENT SYSTEM (CGMS)

The ADV7170/ADV7171 support copy generation management systems (CGMS) conforming to the standard. CGMS data is transmitted on Line 20 of the odd fields and Line 283 of even fields. Bit C/W05 and Bit C/W06 control whether or not CGMS data is output on odd and even fields. CGMS data can only be transmitted when the ADV7170/ADV7171 are configured in NTSC mode.

The CGMS data is 20 bits long; the function of each of these bits is shown below. The CGMS data is preceded by a reference pulse of the same amplitude and duration as a CGMS bit (see Figure 57). The bits are output from the configuration registers in the following order:

C/W00 = C16, C/W01 = C17, C/W02 = C18, C/W03 = C19, C/W10 = C8, C/W11 = C9, C/W12 = C10, C/W13 = C11, C/W14 = C12, C/W15 = C13, C/W16 = C14, C/W17 = C15, C/W20 = C0, C/W21 = C1, C/W22 = C2, C/W23 = C3, C/W24 = C4, C/W25 = C5, C/W26 = C6, C/W27 = C7.

If the Bit C/W04 is set to a Logic Level 1, the last six bits, C19 to C14, which comprise the 6-bit CRC check sequence, are calculated automatically on the ADV7170/ADV7171 based on the lower 14 bits (C0 to C13) of the data in the data registers and output with the remaining 14 bits to form the complete 20 bits of the CGMS data. The calculation of the CRC sequence is based on the polynomial  $X^6 + X + 1$  with a preset value of 111111. If C/W04 is set to a Logic Level 0, all 20 bits (C0 to C19) are directly output from the CGMS registers (no CRC is calculated; it must be calculated by the user).

#### **Function of CGMS Bits**

Word 0 –	Word 0 – 6 Bits																				
Word 1 –	Word 1 – 4 Bits																				
Word 2 –	Nord 2 – 6 Bits																				
CRC –	6 Bits	CRC Polynor	$mial = X^6 + X +$	- 1 (P	reset t	o 111	111)														
W. 10			0																		
Word 0	1		0																		
B1	Aspect	Ratio	16:94:3																		
B2	Display	Format	Letterbox		Nor	mal															
B3	Undefin	ned																			
Word 0																					
B4, B5, B6		Identification	n information	abou	t vide	o and	l oth	er s	ign	als (1	for	exar	nple	e, au	dio)						
Word 1																					
B7, B8, B9, E	310	Identification	n signal incide	ntal t	to Woi	rd 0															
Word 2																					
B11, B12, B1	3, B14	Identification	n signal and in	form	ation	incid	enta	l to	Wo	ord 0	)										
+100	IRE																				
. 70	IRE		REF														— c	RC SE	QUEN	ICE -	-
		-		CO	C1 C	2 C3	C4	C5	C6	C7	C8	C9	C10	C11	C12 (	C13 C	14 C1	5 C16	i C17	C18	C19
	49.1μs ± 0.5μs →																				
-40	$-40 \text{ IRE} 11.2 \mu \text{s} + 2.235 \mu \text{s} \pm 20 \text{ns}$																				
			$2.235 \mu s \pm 20$																		002:
				Fig	gure 57.	.CGM	S Wav	vefo	rm E	Diagr	ат										

Rev. C | Page 41 of 64

## APPENDIX 4—WIDE SCREEN SIGNALING

The ADV7170/ADV7171 support wide screen signaling (WSS) conforming to the standard. WSS data is transmitted on Line 23. WSS data can only be transmitted when the ADV7170/ADV7171 are configured in PAL mode. The WSS data is 14 bits long; the function of each of these bits is as shown below.

The WSS data is preceded by a run-in sequence and a start code (see Figure 58). The bits are output from the configuration registers in the following order:

C/W20 = W0, C/W21 = W1, C/W22 = W2, C/W23 = W3, C/W24 = W4, C/W25 = W5, C/W26 = W6, C/W27 = W7, C/W10 = W8, C/W11 = W9, C/W12 = W10, C/W13 = W11, C/W14 = W12, C/W15 = W13.

If Bit C/W07 is set to a Logic Level 1, it enables the WSS data to be transmitted on Line 23. The latter portion of Line 23 (42.5 µs from the falling edge of HSYNC) is available for the insertion of video.

### **Function of CGMS Bits**

Bit 0 to Bit 2 Aspect Ratio/Format/Position

Bit 3 is odd parity check of Bit 0 to Bit 2

B0	B1	B2	B3	Aspect Ratio	Format	Position		
0	0	0	1	4:3	Full format	Nonapplic	able	
1	0	0	0	14:9	Letterbox	Center		
0	1	0	0	14:9	Letterbox	Тор		
1	1	0	1	16:9	Letterbox	Center		
0	0	1	0	16:9	Letterbox	Тор		
1	0	1	1	>16:9	Letterbox	Center		
0	1	1	1	14:9	Full format	Center		
1	1	1	0	16:9	Nonapplicable	Nonapplic	able	
B4					11	B9	B10	
Б4 0	Cai	mera M	ode			0	0	No open subtitles
1		n Mode				1	0	Subtitles in active image area
B5						0	1	Subtitles out of active image area
0	Sta	ndard (	Codina			1	1	Reserved
1			-	Color Plus		B11		
B6						0		No surround sound information
0	No	Helper				1		Surround sound mode
1		dulated		r		B12		RESERVED
B7		SERVED				B13		RESERVED
	500mV		11.0μs —	RUN-IN SEQUENCE CO	NRT DE W0 W1 W2 W3 	W4 W5 W6 W	N7 W8 W9	W10 W11 W12 W13 ACTIVE VIDEO

Figure 58. WSS Waveform Diagram Rev. C | Page 42 of 64

### **APPENDIX 5—TELETEXT INSERTION**

The  $t_{PD}$  is the time needed by the ADV7170/ADV7171 to interpolate input data on TTX and insert it onto the CVBS or Y outputs, such that it appears  $t_{SYNTTXOUT} = 10.2 \ \mu s$  after the leading edge of the horizontal signal. Time TTX<sub>DEL</sub> is the pipeline delay time by the source that is gated by the TTXREQ signal in order to deliver TTX data.

With the programmability offered with the TTXREQ signal on the rising/falling edges, the TTX data is always inserted at the correct position of  $10.2 \,\mu$ s after the leading edge of horizontal sync pulse, thus enabling a source interface with variable pipeline delays.

The width of the TTXREQ signal must always be maintained to allow the insertion of 360 (to comply with the Teletext Standard of PAL-WST) teletext bits at a text data rate of 6.9375 Mbits/sec; this is achieved by setting TC03 to TC00 to 0. The insertion window is not open if the teletext enable bit (MR35) is set to 0.

#### **Teletext Protocol**


The relationship between the TTX bit clock (6.9375 MHz) and the system CLOCK (27 MHz) for 50 Hz is as follows:

(27 MHz/4) = 6.75 MHz

 $(6.9375 \times 10^{6}/6.75 \times 10^{6}) = 1.027777$ 


Thus, 37 TTX bits correspond to 144 clocks (27 MHz), and each bit has a width of nearly four clock cycles. The ADV7170/ ADV7171 use an internal sequencer and variable phase interpolation filter to minimize the phase jitter and thus generate a bandlimited signal that can be output on the CVBS and Y outputs.

At the TTX input, the bit duration scheme repeats after every 37 TTX bits or 144 clock cycles. The protocol requires that TTX Bit 10, Bit 19, Bit 28, and Bit 37 are carried by three clock cycles; all other bits are carried by four clock cycles. After 37 TTX bits, the next bits with three clock cycles are Bit 47, Bit 56, Bit 65, and Bit 74. This scheme holds for all following cycles of 37 TTX bits, until all 360 TTX bits are completed. All teletext lines are implemented in the same way. Individual control of teletext lines is controlled by teletext setup registers.




## **APPENDIX 6—WAVEFORMS**


NTSC Waveforms (with Pedestal)



#### NTSC Waveforms (without Pedestal)



## PAL Waveforms



Rev. C | Page 46 of 64




Figure 73. NTST 100% Color Bars, No Pedestal U Levels




Figure 74. NTSC 100% Color Bars with Pedestal U Levels




Figure 75. PAL 100% Color Bars, U Levels




Figure 76. NTSC 100% Color Bars, No Pedestal V Levels




Figure 77. NTSC 100% Color Bars with Pedestal V Levels





Figure 78. PAL 100% Color Bars, V Levels

Rev. C | Page 47 of 64

## **APPENDIX 7—OPTIONAL OUTPUT FILTER**

If an output filter is required for the CVBS, Y, UV, Chroma, and RGB outputs of the ADV7170/ADV7171, the filter shown in Figure 79 can be used. Plots of the filter characteristics are shown in Figure 80. An output filter is not required if the outputs of the ADV7170/ADV7171 are connected to most analog monitors or analog TVs. However, if the output signals are applied to a system where sampling is used (for example, digital TVs), then a filter is required to prevent aliasing.



## **APPENDIX 8—OPTIONAL DAC BUFFERING**

When external buffering of the ADV7170/ADV7171 DAC outputs is needed, the configuration in Figure 81 is recommended. This configuration shows the DAC outputs running at half (18 mA) their full current (36 mA) capability. This allows the ADV7170/ADV7171 to dissipate less power; the analog current is reduced by 50% with a R<sub>SET</sub> of 300  $\Omega$  and a R<sub>LOAD</sub> of 75  $\Omega$ . This mode is recommended for 3.3 V operation, because optimum performance is obtained from the DAC outputs at 18 mA with a V<sub>AA</sub> of 3.3 V. This buffer also adds extra isolation on the video outputs (see the buffer circuit in Figure 82).

When calculating absolute output full-scale current and voltage, use the following equations:

$$V_{OUT} = I_{OUT} \times R_{LOAR}$$

$$I_{OUT} = \frac{\left(V_{REF} \times K\right)}{R_{SET}}$$

$$K = 4.2146 \ constant, V_{REF} = 1.235 \ V$$




Figure 81. Output DAC Buffering Configuration




Figure 82. Recommended Output DAC Buffer

### APPENDIX 9—RECOMMENDED REGISTER VALUES

The ADV7170/ADV7171 registers can be set depending on the user standard required.

The following examples give the various register formats for several video standards.

In each case, the output is set to composite o/p with all DACs powered up and with the BLANK input control disabled. Additionally, the burst and color information are enabled on the output and the internal color bar generator is switched off. In the examples shown, the timing mode is set to Mode 0 in slave format. TR02 to TR00 of the Timing Register 0 control the timing modes. For a detailed explanation of each bit in the command registers, please see the Register Programming section. TR07 should be toggled after setting up a new timing mode. Timing Register 1 provides additional control over the position and duration of the timing signals. In the examples, this register is programmed in default mode.

#### Table 13. PAL B/D/G/H/I (Fsc = 4.43361875 MHz)

Table 15.	PAL $D/D/G/H/I$ (Fsc = 4.455018/5 MHz	2)	Table 14	Table 14. PAL M ( $F_{SC} = 3.37301149 \text{ MHZ}$ )					
Address		Data	Address		Data				
00Hex	Mode Register 0	05Hex	00Hex	Mode Register 0	02Hex				
01Hex	Mode Register 1	00Hex	01Hex	Mode Register 1	00Hex				
02Hex	Mode Register 2	00Hex	02Hex	Mode Register 2	00Hex				
03Hex	Mode Register 3	00Hex	03Hex	Mode Register 3	00Hex				
04Hex	Mode Register 4	00Hex	04Hex	Mode Register 4	00Hex				
07Hex	Timing Register 0	00Hex	07Hex	Timing Register 0	00Hex				
08Hex	Timing Register 1	00Hex	08Hex	Timing Register 1	00Hex				
09Hex	Subcarrier Frequency Register 0	CBHex	09Hex	Subcarrier Frequency Register 0	A3Hex				
0AHex	Subcarrier Frequency Register 1	8AHex	0AHex	Subcarrier Frequency Register 1	EFHex				
0BHex	Subcarrier Frequency Register 2	09Hex	0BHex	Subcarrier Frequency Register 2	E6Hex				
0CHex	Subcarrier Frequency Register 3	2AHex	0CHex	Subcarrier Frequency Register 3	21Hex				
0DHex	Subcarrier Phase Register	00Hex	0DHex	Subcarrier Phase Register	00Hex				
0EHex	Closed Captioning Ext Register 0	00Hex	0EHex	Closed Captioning Ext Register 0	00Hex				
0FHex	Closed Captioning Ext Register 1	00Hex	0FHex	Closed Captioning Ext Register 1	00Hex				
10Hex	Closed Captioning Register 0	00Hex	10Hex	Closed Captioning Register 0	00Hex				
11Hex	Closed Captioning Register 1	00Hex	11Hex	Closed Captioning Register 1	00Hex				
12Hex	Pedestal Control Register 0	00Hex	12Hex	Pedestal Control Register 0	00Hex				
13Hex	Pedestal Control Register 1	00Hex	13Hex	Pedestal Control Register 1	00Hex				
14Hex	Pedestal Control Register 2	00Hex	14Hex	Pedestal Control Register 2	00Hex				
15Hex	Pedestal Control Register 3	00Hex	15Hex	Pedestal Control Register 3	00Hex				
16Hex	CGMS_WSS Register 0	00Hex	16Hex	CGMS_WSS Register 0	00Hex				
17Hex	CGMS_WSS Register 1	00Hex	17Hex	CGMS_WSS Register 1	00Hex				
18Hex	CGMS_WSS Register 2	00Hex	18Hex	CGMS_WSS Register 2	00Hex				
19Hex	Teletext Request Control Register	00Hex	19Hex	Teletext Request Control Register	00Hex				

Table 14. PAL M (Fsc = 3.57561149 MHz)

### Table 15. PAL N (Fsc = 4.43361875 MHz)

### Table 17. Power-Up Reset Values NTSC (Fsc = 3.5795454 MHz)

Data 00Hex

58Hex

00Hex 00Hex

10Hex

00Hex

00Hex

16Hex

7CHex

F0Hex

21Hex

00Hex

00Hex

00Hex

00Hex 00Hex 00Hex 00Hex 00Hex 00Hex 00Hex 00Hex 00Hex


AddressDataAddress00HexMode Register 005Hex00Hex<	1 4010 101			1 4010 171	
O1HexMode Register 1O0HexO1HexMode Register 102HexMode Register 200Hex02HexMode Register 203HexMode Register 300Hex03HexMode Register 304HexMode Register 400Hex04HexMode Register 407HexTiming Register 000Hex07HexTiming Register 008HexTiming Register 100Hex08HexTiming Register 109HexSubcarrier Frequency Register 0CBHex09HexSubcarrier Frequency Register 109HexSubcarrier Frequency Register 209Hex09HexSubcarrier Frequency Register 200HexSubcarrier Frequency Register 32AHex0CHexSubcarrier Frequency Register 30CHexSubcarrier Frequency Register 32AHex0CHexSubcarrier Frequency Register 30DHexSubcarrier Phase Register00Hex0DHexSubcarrier Phase Register0EHexClosed Captioning Ext Register 100Hex0DHexSubcarrier Phase Register 10FHexClosed Captioning Ext Register 100Hex0HexClosed Captioning Ext Register 10HexClosed Captioning Register 000Hex11HexClosed Captioning Register 110HexClosed Captioning Register 100Hex11HexClosed Captioning Register 110HexClosed Captioning Register 100Hex11HexClosed Captioning Register 111HexClosed Captioning Register 100Hex11HexPedestal Control Register 112HexPedestal Cont	Address		Data	Address	
O2HexMode Register 2O0HexO2HexMode Register 2O3HexMode Register 3O0HexO3HexMode Register 3O4HexMode Register 4O0HexO4HexMode Register 4O7HexTiming Register 0O0HexO7HexTiming Register 0O8HexTiming Register 1O0HexO8HexTiming Register 1O9HexSubcarrier Frequency Register 0CBHexO9HexSubcarrier Frequency Register 0OAHexSubcarrier Frequency Register 18AHexOAHexSubcarrier Frequency Register 1O8HexSubcarrier Frequency Register 2O9HexO8HexSubcarrier Frequency Register 2OCHexSubcarrier Frequency Register 32AHexOCHexSubcarrier Frequency Register 3ODHexSubcarrier Frequency Register 7O0HexODHexSubcarrier Phase Register 0OHexSubcarrier Phase RegisterO0HexODHexSubcarrier Phase Register 0OHexSubcarrier Phase Register 1O0HexODHexSubcarrier Phase Register 0OFHexClosed Captioning Ext Register 1O0HexOHexClosed Captioning Ext Register 1OHexClosed Captioning Register 1O0Hex10HexClosed Captioning Register 110HexClosed Captioning Register 1O0Hex11HexClosed Captioning Register 011HexClosed Captioning Register 1O0Hex13HexPedestal Control Register 112HexPedestal Control Register 1O0Hex13HexPedestal Control Register 213Hex<	00Hex	Mode Register 0	05Hex	00Hex	Mode Register 0
03HexMode Register 300Hex03HexMode Register 304HexMode Register 400Hex04HexMode Register 407HexTiming Register 000Hex07HexTiming Register 008HexTiming Register 100Hex08HexTiming Register 109HexSubcarrier Frequency Register 0CBHex09HexSubcarrier Frequency Register 00AHexSubcarrier Frequency Register 18AHex0AHexSubcarrier Frequency Register 10BHexSubcarrier Frequency Register 209Hex0BHexSubcarrier Frequency Register 20CHexSubcarrier Frequency Register 32AHex0CHexSubcarrier Frequency Register 30DHexSubcarrier Frequency Register 000Hex0DHexSubcarrier Phase Register 30DHexSubcarrier Phase Register00Hex0DHexSubcarrier Phase Register 00HexClosed Captioning Ext Register 000Hex0DHexSubcarrier Phase Register 00FHexClosed Captioning Register 100Hex0HexClosed Captioning Register 110HexClosed Captioning Register 000Hex11HexClosed Captioning Register 011HexClosed Captioning Register 100Hex12HexPedestal Control Register 112HexPedestal Control Register 100Hex13HexPedestal Control Register 213HexPedestal Control Register 200Hex13HexPedestal Control Register 316HexCGMS_WSS Register 000Hex15HexPedestal Control Register 3<	01Hex	Mode Register 1	00Hex	01Hex	Mode Register 1
04HexMode Register 400Hex04HexMode Register 407HexTiming Register 000Hex07HexTiming Register 008HexTiming Register 100Hex08HexTiming Register 109HexSubcarrier Frequency Register 0CBHex09HexSubcarrier Frequency Register 10AHexSubcarrier Frequency Register 18AHex0AHexSubcarrier Frequency Register 10BHexSubcarrier Frequency Register 209Hex0BHexSubcarrier Frequency Register 20CHexSubcarrier Frequency Register 32AHex0CHexSubcarrier Frequency Register 30DHexSubcarrier Phase Register00Hex0DHexSubcarrier Phase Register 00HexClosed Captioning Ext Register 000Hex0DHexSubcarrier Phase Register 10HexClosed Captioning Register 100Hex0FHexClosed Captioning Ext Register 110HexClosed Captioning Register 000Hex10HexClosed Captioning Register 110HexClosed Captioning Register 100Hex11HexClosed Captioning Register 112HexPedestal Control Register 100Hex12HexPedestal Control Register 113HexPedestal Control Register 300Hex13HexPedestal Control Register 316HexCGMS_WSS Register 300Hex15HexPedestal Control Register 316HexCGMS_WSS Register 100Hex15HexPedestal Control Register 316HexCGMS_WSS Register 100Hex16HexCGMS_WSS Register 1	02Hex	Mode Register 2	00Hex	02Hex	Mode Register 2
07HexTiming Register 000Hex07HexTiming Register 008HexTiming Register 100Hex08HexTiming Register 109HexSubcarrier Frequency Register 0CBHex09HexSubcarrier Frequency Register 00AHexSubcarrier Frequency Register 18AHex0AHexSubcarrier Frequency Register 10BHexSubcarrier Frequency Register 209Hex0BHexSubcarrier Frequency Register 20CHexSubcarrier Frequency Register 32AHex0CHexSubcarrier Frequency Register 30DHexSubcarrier Phase Register00Hex0DHexSubcarrier Phase Register0EHexClosed Captioning Ext Register 000Hex0DHexSubcarrier Phase Register 00FHexClosed Captioning Ext Register 100Hex0FHexClosed Captioning Ext Register 110HexClosed Captioning Register 000Hex10HexClosed Captioning Register 110HexClosed Captioning Register 100Hex11HexClosed Captioning Register 011HexClosed Captioning Register 100Hex11HexClosed Captioning Register 112HexPedestal Control Register 100Hex13HexPedestal Control Register 213HexPedestal Control Register 300Hex14HexPedestal Control Register 314HexPedestal Control Register 300Hex15HexPedestal Control Register 114HexPedestal Control Register 300Hex15HexPedestal Control Register 316HexCGMS_WSS Register 000Hex<	03Hex	Mode Register 3	00Hex	03Hex	Mode Register 3
08HexTiming Register 100Hex08HexTiming Register 109HexSubcarrier Frequency Register 0CBHex09HexSubcarrier Frequency Register 00AHexSubcarrier Frequency Register 18AHex0AHexSubcarrier Frequency Register 10BHexSubcarrier Frequency Register 209Hex0BHexSubcarrier Frequency Register 20CHexSubcarrier Frequency Register 32AHex0CHexSubcarrier Frequency Register 30DHexSubcarrier Phase Register00Hex0DHexSubcarrier Phase Register0EHexClosed Captioning Ext Register 000Hex0EHexClosed Captioning Ext Register 00FHexClosed Captioning Register 100Hex0FHexClosed Captioning Ext Register 110HexClosed Captioning Register 000Hex10HexClosed Captioning Register 011HexClosed Captioning Register 100Hex11HexClosed Captioning Register 112HexPedestal Control Register 100Hex12HexPedestal Control Register 112HexPedestal Control Register 100Hex13HexPedestal Control Register 114HexPedestal Control Register 300Hex15HexPedestal Control Register 316HexCGMS_WSS Register 000Hex16HexCGMS_WSS Register 316HexCGMS_WSS Register 100Hex17HexCGMS_WSS Register 118HexCGMS_WSS Register 200Hex18HexCGMS_WSS Register 2	04Hex	Mode Register 4	00Hex	04Hex	Mode Register 4
09HexSubcarrier Frequency Register 0CBHex09HexSubcarrier Frequency Register 00AHexSubcarrier Frequency Register 18AHex0AHexSubcarrier Frequency Register 10BHexSubcarrier Frequency Register 209Hex0BHexSubcarrier Frequency Register 20CHexSubcarrier Frequency Register 32AHex0CHexSubcarrier Frequency Register 30DHexSubcarrier Phase Register00Hex0DHexSubcarrier Phase Register 00EHexClosed Captioning Ext Register 000Hex0EHexClosed Captioning Ext Register 00FHexClosed Captioning Ext Register 100Hex0FHexClosed Captioning Ext Register 110HexClosed Captioning Register 000Hex0Hex10HexClosed Captioning Register 110HexClosed Captioning Register 100Hex10HexClosed Captioning Register 111HexClosed Captioning Register 100Hex11HexClosed Captioning Register 112HexPedestal Control Register 000Hex12HexPedestal Control Register 113HexPedestal Control Register 200Hex13HexPedestal Control Register 215HexPedestal Control Register 300Hex15HexPedestal Control Register 316HexCGMS_WSS Register 100Hex16HexCGMS_WSS Register 017HexCGMS_WSS Register 200Hex16HexCGMS_WSS Register 118HexCGMS_WSS Register 200Hex18HexCGMS_WSS Register 2	07Hex	Timing Register 0	00Hex	07Hex	Timing Register 0
OAHexSubcarrier Frequency Register 18AHexOAHexSubcarrier Frequency Register 1OBHexSubcarrier Frequency Register 209Hex0BHexSubcarrier Frequency Register 2OCHexSubcarrier Frequency Register 32AHex0CHexSubcarrier Frequency Register 3ODHexSubcarrier Phase Register00Hex0DHexSubcarrier Phase RegisterOEHexClosed Captioning Ext Register 000Hex0DHexClosed Captioning Ext Register 0OFHexClosed Captioning Ext Register 100Hex0FHexClosed Captioning Ext Register 110HexClosed Captioning Register 000Hex0Hex10Hex11HexClosed Captioning Register 100Hex10HexClosed Captioning Register 011HexClosed Captioning Register 100Hex11HexClosed Captioning Register 112HexPedestal Control Register 000Hex12HexPedestal Control Register 112HexPedestal Control Register 100Hex13HexPedestal Control Register 114HexPedestal Control Register 200Hex14HexPedestal Control Register 215HexPedestal Control Register 300Hex15HexPedestal Control Register 316HexCGMS_WSS Register 100Hex17HexCGMS_WSS Register 117HexCGMS_WSS Register 100Hex18HexCGMS_WSS Register 1	08Hex	Timing Register 1	00Hex	08Hex	Timing Register 1
OBHexSubcarrier Frequency Register 2O9HexOBHexSubcarrier Frequency Register 2OCHexSubcarrier Frequency Register 32AHexOCHexSubcarrier Frequency Register 3ODHexSubcarrier Phase RegisterO0HexODHexSubcarrier Phase RegisterOEHexClosed Captioning Ext Register 0O0HexOEHexClosed Captioning Ext Register 0OFHexClosed Captioning Ext Register 1O0HexOFHexClosed Captioning Ext Register 110HexClosed Captioning Register 0O0HexOHexClosed Captioning Register 110HexClosed Captioning Register 1O0Hex10HexClosed Captioning Register 011HexClosed Captioning Register 1O0Hex11HexClosed Captioning Register 112HexPedestal Control Register 0O0Hex12HexPedestal Control Register 113HexPedestal Control Register 1O0Hex13HexPedestal Control Register 214HexPedestal Control Register 2O0Hex14HexPedestal Control Register 215HexPedestal Control Register 3O0Hex15HexPedestal Control Register 316HexCGMS_WSS Register 0O0Hex16HexCGMS_WSS Register 017HexCGMS_WSS Register 1O0Hex17HexCGMS_WSS Register 118HexCGMS_WSS Register 2O0Hex18HexCGMS_WSS Register 2	09Hex	Subcarrier Frequency Register 0	CBHex	09Hex	Subcarrier Frequency Register 0
OCHexSubcarrier Frequency Register 32AHexOCHexSubcarrier Frequency Register 3ODHexSubcarrier Phase RegisterO0HexODHexSubcarrier Phase RegisterOEHexClosed Captioning Ext Register 0O0HexOEHexClosed Captioning Ext Register 0OFHexClosed Captioning Ext Register 1O0HexOFHexClosed Captioning Ext Register 110HexClosed Captioning Register 0O0Hex10HexClosed Captioning Register 011HexClosed Captioning Register 1O0Hex10HexClosed Captioning Register 011HexClosed Captioning Register 0O0Hex11HexClosed Captioning Register 112HexPedestal Control Register 0O0Hex12HexPedestal Control Register 113HexPedestal Control Register 2O0Hex13HexPedestal Control Register 215HexPedestal Control Register 3O0Hex15HexPedestal Control Register 316HexCGMS_WSS Register 0O0Hex16HexCGMS_WSS Register 017HexCGMS_WSS Register 100Hex17HexCGMS_WSS Register 118HexCGMS_WSS Register 200Hex18HexCGMS_WSS Register 2	0AHex	Subcarrier Frequency Register 1	8AHex	0AHex	Subcarrier Frequency Register 1
ODHexSubcarrier Phase RegisterOOHexODHexSubcarrier Phase RegisterOEHexClosed Captioning Ext Register 0OOHexOEHexClosed Captioning Ext Register 0OFHexClosed Captioning Ext Register 1OOHexOFHexClosed Captioning Ext Register 110HexClosed Captioning Register 0OOHex10HexClosed Captioning Register 011HexClosed Captioning Register 1OOHex10HexClosed Captioning Register 112HexPedestal Control Register 0OOHex12HexPedestal Control Register 013HexPedestal Control Register 1OOHex13HexPedestal Control Register 114HexPedestal Control Register 2OOHex14HexPedestal Control Register 215HexPedestal Control Register 3OOHex15HexPedestal Control Register 316HexCGMS_WSS Register 0OOHex17HexCGMS_WSS Register 118HexCGMS_WSS Register 2OOHex18HexCGMS_WSS Register 2	0BHex	Subcarrier Frequency Register 2	09Hex	0BHex	Subcarrier Frequency Register 2
OEHexClosed Captioning Ext Register 000Hex0EHexClosed Captioning Ext Register 0OFHexClosed Captioning Ext Register 100Hex0FHexClosed Captioning Ext Register 110HexClosed Captioning Register 000Hex10HexClosed Captioning Register 011HexClosed Captioning Register 100Hex10HexClosed Captioning Register 112HexPedestal Control Register 000Hex12HexPedestal Control Register 013HexPedestal Control Register 100Hex13HexPedestal Control Register 114HexPedestal Control Register 200Hex14HexPedestal Control Register 215HexPedestal Control Register 300Hex15HexPedestal Control Register 316HexCGMS_WSS Register 000Hex16HexCGMS_WSS Register 017HexCGMS_WSS Register 100Hex17HexCGMS_WSS Register 118HexCGMS_WSS Register 200Hex18HexCGMS_WSS Register 2	0CHex	Subcarrier Frequency Register 3	2AHex	0CHex	Subcarrier Frequency Register 3
OFHexClosed Captioning Ext Register 1O0HexOFHexClosed Captioning Ext Register 110HexClosed Captioning Register 000Hex10HexClosed Captioning Register 011HexClosed Captioning Register 100Hex11HexClosed Captioning Register 112HexPedestal Control Register 000Hex12HexPedestal Control Register 013HexPedestal Control Register 100Hex13HexPedestal Control Register 114HexPedestal Control Register 200Hex14HexPedestal Control Register 215HexPedestal Control Register 300Hex15HexPedestal Control Register 316HexCGMS_WSS Register 000Hex16HexCGMS_WSS Register 017HexCGMS_WSS Register 100Hex17HexCGMS_WSS Register 118HexCGMS_WSS Register 200Hex18HexCGMS_WSS Register 2	0DHex	Subcarrier Phase Register	00Hex	0DHex	Subcarrier Phase Register
10HexClosed Captioning Register 000Hex10HexClosed Captioning Register 011HexClosed Captioning Register 100Hex11HexClosed Captioning Register 112HexPedestal Control Register 000Hex12HexPedestal Control Register 013HexPedestal Control Register 100Hex13HexPedestal Control Register 114HexPedestal Control Register 200Hex14HexPedestal Control Register 215HexPedestal Control Register 300Hex15HexPedestal Control Register 316HexCGMS_WSS Register 000Hex16HexCGMS_WSS Register 017HexCGMS_WSS Register 100Hex17HexCGMS_WSS Register 118HexCGMS_WSS Register 200Hex18HexCGMS_WSS Register 2	0EHex	Closed Captioning Ext Register 0	00Hex	0EHex	Closed Captioning Ext Register 0
11HexClosed Captioning Register 100Hex11HexClosed Captioning Register 112HexPedestal Control Register 000Hex12HexPedestal Control Register 013HexPedestal Control Register 100Hex13HexPedestal Control Register 114HexPedestal Control Register 200Hex14HexPedestal Control Register 215HexPedestal Control Register 300Hex15HexPedestal Control Register 316HexCGMS_WSS Register 000Hex16HexCGMS_WSS Register 017HexCGMS_WSS Register 100Hex17HexCGMS_WSS Register 118HexCGMS_WSS Register 200Hex18HexCGMS_WSS Register 2	0FHex	Closed Captioning Ext Register 1	00Hex	0FHex	Closed Captioning Ext Register 1
12HexPedestal Control Register 000Hex12HexPedestal Control Register 013HexPedestal Control Register 100Hex13HexPedestal Control Register 114HexPedestal Control Register 200Hex14HexPedestal Control Register 215HexPedestal Control Register 300Hex15HexPedestal Control Register 316HexCGMS_WSS Register 000Hex16HexCGMS_WSS Register 017HexCGMS_WSS Register 100Hex17HexCGMS_WSS Register 118HexCGMS_WSS Register 200Hex18HexCGMS_WSS Register 2	10Hex	Closed Captioning Register 0	00Hex	10Hex	Closed Captioning Register 0
13HexPedestal Control Register 100Hex13HexPedestal Control Register 114HexPedestal Control Register 200Hex14HexPedestal Control Register 215HexPedestal Control Register 300Hex15HexPedestal Control Register 316HexCGMS_WSS Register 000Hex16HexCGMS_WSS Register 017HexCGMS_WSS Register 100Hex17HexCGMS_WSS Register 118HexCGMS_WSS Register 200Hex18HexCGMS_WSS Register 2	11Hex	Closed Captioning Register 1	00Hex	11Hex	Closed Captioning Register 1
14HexPedestal Control Register 200Hex14HexPedestal Control Register 215HexPedestal Control Register 300Hex15HexPedestal Control Register 316HexCGMS_WSS Register 000Hex16HexCGMS_WSS Register 017HexCGMS_WSS Register 100Hex17HexCGMS_WSS Register 118HexCGMS_WSS Register 200Hex18HexCGMS_WSS Register 2	12Hex	Pedestal Control Register 0	00Hex	12Hex	Pedestal Control Register 0
15HexPedestal Control Register 300Hex15HexPedestal Control Register 316HexCGMS_WSS Register 000Hex16HexCGMS_WSS Register 017HexCGMS_WSS Register 100Hex17HexCGMS_WSS Register 118HexCGMS_WSS Register 200Hex18HexCGMS_WSS Register 2	13Hex	Pedestal Control Register 1	00Hex	13Hex	Pedestal Control Register 1
16HexCGMS_WSS Register 000Hex16HexCGMS_WSS Register 017HexCGMS_WSS Register 100Hex17HexCGMS_WSS Register 118HexCGMS_WSS Register 200Hex18HexCGMS_WSS Register 2	14Hex	Pedestal Control Register 2	00Hex	14Hex	Pedestal Control Register 2
17HexCGMS_WSS Register 100Hex17HexCGMS_WSS Register 118HexCGMS_WSS Register 200Hex18HexCGMS_WSS Register 2	15Hex	Pedestal Control Register 3	00Hex	15Hex	Pedestal Control Register 3
18Hex   CGMS_WSS Register 2   00Hex   18Hex   CGMS_WSS Register 2	16Hex	CGMS_WSS Register 0	00Hex	16Hex	CGMS_WSS Register 0
	17Hex	CGMS_WSS Register 1	00Hex	17Hex	CGMS_WSS Register 1
19Hex Teletext Request Control Register 00Hex 19Hex Teletext Request Control Register	18Hex	CGMS_WSS Register 2	00Hex	18Hex	CGMS_WSS Register 2
	19Hex	Teletext Request Control Register	00Hex	19Hex	Teletext Request Control Register

### Table 16. PAL60 (Fsc = 4.43361875 MHz)

Table 10. 1 ALOO (150 – 4.45501075 MILL)						
Address		Data				
00Hex	Mode Register 0	04Hex				
01Hex	Mode Register 1	00Hex				
02Hex	Mode Register 2	00Hex				
03Hex	Mode Register 3	00Hex				
04Hex	Mode Register 4	00Hex				
07Hex	Timing Register 0	00Hex				
08Hex	Timing Register 1	00Hex				
09Hex	Subcarrier Frequency Register 0	CBHex				
0AHex	Subcarrier Frequency Register 1	8AHex				
0BHex	Subcarrier Frequency Register 2	09Hex				
0CHex	Subcarrier Frequency Register 3	2AHex				
0DHex	Subcarrier Phase Register	00Hex				
0EHex	Closed Captioning Ext Register 0	00Hex				
0FHex	Closed Captioning Ext Register 1	00Hex				
10Hex	Closed Captioning Register 0	00Hex				
11Hex	Closed Captioning Register 1	00Hex				
12Hex	Pedestal Control Register 0	00Hex				
13Hex	Pedestal Control Register 1	00Hex				
14Hex	Pedestal Control Register 2	00Hex				
15Hex	Pedestal Control Register 3	00Hex				
16Hex	CGMS_WSS Register 0	00Hex				
17Hex	CGMS_WSS Register 1	00Hex				
18Hex	CGMS_WSS Register 2	00Hex				
19Hex	Teletext Request Control Register	00Hex				

Rev. C | Page 50 of 64

## **APPENDIX 10—OUTPUT WAVEFORMS**










Figure 84. 100/0/75/0 PAL Color Bars Luminance

Rev. C | Page 51 of 64















Figure 88. 100/7.5/75/7.5 NTSC Color Bars Chrominance

Rev. C | Page 53 of 64





Rev. C | Page 54 of 64






Rev. C | Page 55 of 64





Rev. C | Page 56 of 64









Figure 96. NTSC SNR Ramp Measurement


Rev. C | Page 57 of 64






Rev. C | Page 58 of 64






Rev. C | Page 59 of 64

COMPONENT VECTOR SMPTE/EBU, 75%





041807-A

## **OUTLINE DIMENSIONS**





Figure 104. 44-Lead Thin Plastic Quad Flat Package [TQFP] (SU-44) Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MS-022-AB-1 Figure 105. 44-Lead Metric Quad Flat Package [MQFP] (S-44-1) Dimensions shown in millimeters

### **ORDERING GUIDE**

Model	Temperature Range	Package Descriptions	<b>Package Options</b>
ADV7170KSZ <sup>1</sup>	–40°C to +85°C	44-Lead Metric Quad Flat Package [MQFP]	S-44-2
ADV7170KSZ-REEL <sup>1</sup>	–40°C to +85°C	44-Lead Metric Quad Flat Package [MQFP]	S-44-2
ADV7170KSUZ <sup>1</sup>	-40°C to +85°C	44-Lead Thin Plastic Quad Flat Package [TQFP]	SU-44
ADV7170KSUZ-REEL <sup>1</sup>	-40°C to +85°C	44-Lead Thin Plastic Quad Flat Package [TQFP]	SU-44
ADV7171KSZ <sup>1</sup>	-40°C to +85°C	44-Lead Metric Quad Flat Package [MQFP]	S-44-2
ADV7171KSZ-REEL <sup>1</sup>	-40°C to +85°C	44-Lead Metric Quad Flat Package [MQFP]	S-44-2
ADV7171KSUZ <sup>1</sup>	-40°C to +85°C	44-Lead Thin Plastic Quad Flat Package [TQFP]	SU-44
ADV7171KSUZ-REEL <sup>1</sup>	–40°C to +85°C	44-Lead Thin Plastic Quad Flat Package [TQFP]	SU-44
ADV7171WBSZ-REEL <sup>1</sup>	–40°C to +85°C	44-Lead Metric Quad Flat Package [MQFP]	S-44-1
EVAL-ADV7170EBM		Evaluation Board	
EVAL-ADV7171EBM		Evaluation Board	

 $^{1}$  Z = RoHS Compliant Part.

## NOTES

## NOTES

Purchase of licensed I<sup>2</sup>C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I<sup>2</sup>C Patent Rights to use these components in an I<sup>2</sup>C system, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

©2002-2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. Printed in the U.S.A. D00221-0-3/09(C)



www.analog.com

Rev. C | Page 64 of 64