# **ST-NXP Wireless**

# **IMPORTANT NOTICE**

Dear customer,

As from August 2<sup>nd</sup> 2008, the wireless operations of NXP have moved to a new company, ST-NXP Wireless.

As a result, the following changes are applicable to the attached document.

- Company name NXP B.V. is replaced with ST-NXP Wireless.
- **Copyright** the copyright notice at the bottom of each page "© NXP B.V. 200x. All rights reserved", shall now read: "© ST-NXP Wireless 200x All rights reserved".
- Web site <u>http://www.nxp.com</u> is replaced with <u>http://www.stnwireless.com</u>
- **Contact information** the list of sales offices previously obtained by sending an email to <u>salesaddresses@nxp.com</u>, is now found at <u>http://www.stnwireless.com</u> under Contacts.

If you have any questions related to the document, please contact our nearest sales office. Thank you for your cooperation and understanding.

ST-NXP Wireless

**ST-NXP Wireless** 



ULPI Hi-Speed Universal Serial Bus On-The-Go transceiver

Rev. 02 — 13 March 2008

**Product data sheet** 

# 1. General description

The ISP1508 is a UTMI+ Low Pin Interface (ULPI) Universal Serial Bus (USB) transceiver that is fully compliant with *Universal Serial Bus Specification Rev. 2.0, On-The-Go Supplement to the USB 2.0 Specification Rev. 1.3* and UTMI+ Low Pin Interface (ULPI) Specification Rev. 1.1.

The ISP1508 can transmit and receive USB data at high-speed (480 Mbit/s), full-speed (12 Mbit/s) and low-speed (1.5 Mbit/s), and provides a pin-optimized, physical layer front-end attachment to the USB host, peripheral or OTG controller with Single Data Rate (SDR) or Dual Data Rate (DDR) ULPI interface. The ISP1508 can transparently transmit and receive UART signaling.

It is ideal for use in portable electronic devices, such as mobile phones, digital still cameras, digital video cameras, Personal Digital Assistants (PDAs) and digital audio players. It allows USB Application-Specific Integrated Circuits (ASICs), Programmable Logic Devices (PLDs) or any system chip set to interface with the physical layer of the USB through an 8-pin (DDR) or 12-pin (SDR) synchronous digital interface.

The ISP1508 can interface to devices with digital I/O voltages in the range of 1.4 V to 1.95 V.

The ISP1508 is available in TFBGA36 package.

### 2. Features

- Fully complies with:
  - USB: Universal Serial Bus Specification Rev. 2.0
  - OTG: On-The-Go Supplement to the USB 2.0 Specification Rev. 1.3
  - ULPI: UTMI+ Low Pin Interface (ULPI) Specification Rev. 1.1
- Interfaces to USB host, peripheral or OTG cores; optimized for portable devices or system ASICs with built-in ULPI link
- Complete Hi-Speed USB physical front-end solution that supports high-speed (480 Mbit/s), full-speed (12 Mbit/s) and low-speed (1.5 Mbit/s)
  - Integrated 45 Ω ± 10 % high-speed termination resistors, 1.5 kΩ ± 5 % full-speed device pull-up resistor, and 15 kΩ ± 5 % host termination resistors
  - Integrated parallel-to-serial and serial-to-parallel converters to transmit and receive
  - USB clock and data recovery to receive USB data up to ±500 ppm
  - Insertion of stuff bits during transmit and discarding of stuff bits during receive
  - Non-Return-to-Zero Inverted (NRZI) encoding and decoding
  - Supports bus reset, suspend, resume and high-speed detection handshake (chirp)



#### **ULPI HS USB OTG transceiver**

- Complete USB OTG physical front-end that supports Host Negotiation Protocol (HNP) and Session Request Protocol (SRP)
  - Supports external charge pump or external V<sub>BUS</sub> power switch
  - Complete control over USB termination resistors
  - Data line and V<sub>BUS</sub> pulsing session request methods
  - Integrated V<sub>BUS</sub> voltage comparators
  - Integrated cable (ID) detector
- Flexible system integration and very low power consumption, optimized for portable devices
  - 3.0 V to 4.5 V power supply input range
  - Internal voltage regulator supplies 2.7 V or 3.3 V and 1.8 V
  - Supports interfacing I/O voltage of 1.4 V to 1.95 V; separate I/O voltage supply pins minimize crosstalk
  - Power-down internal regulators in power-down mode when V<sub>CC(I/O)</sub> is not present or the CHIP\_SEL pin is not active
  - Typical operating current of 13 mA to 32 mA, depending on the USB speed and bus utilization
  - Typical V<sub>CC</sub> power consumption in suspend mode is 70 μA and in power-down mode is 0.5 μA
  - 3-state ULPI interface by the CHIP\_SEL pin, allowing bus reuse by other applications
- Highly optimized ULPI-compliant interface
  - 60 MHz, 8-pin or 12-pin interface between the core and the transceiver, including a 4-bit DDR bus or an 8-bit SDR bus
  - DDR or SDR interface selectable by pin
  - Supports 60 MHz output clock configuration
  - Integrated Phase-Locked Loop (PLL) supporting crystal or clock frequencies of 13 MHz, 19.2 MHz, 24 MHz or 26 MHz
  - Crystal or clock frequency selectable by pin
  - Fully programmable ULPI-compliant register set
  - 3-pin or 6-pin full-speed or low-speed serial mode
  - Internal Power-On Reset (POR) circuit
- UART interface:
  - Supports transparent UART signaling on DP and DM for the UART accessory application
  - ◆ 2.7 V UART signaling on DP and DM
  - Entering UART mode by register setting
  - Exiting UART mode by asserting STP or by toggling the CHIP\_SEL pin
- Full industrial grade operating temperature range from -40 °C to +85 °C
- ESD compliance:
  - JESD22-A114D 2 kV contact Human Body Model (HBM)
  - JESD22-A115-A 200 V Machine Model (MM)
  - JESD22-C101C 500 V Charge Device Model (CDM)
  - IEC 61000-4-2 8 kV contact on the DP and DM pins
- Available in small TFBGA36 (3.5 mm × 3.5 mm) Restriction of Hazardous Substances (RoHS) compliant, halogen-free and lead-free package

ISP1508A\_ISP1508B\_2

**ULPI HS USB OTG transceiver** 

# 3. Applications

- Digital still camera
- Digital TV
- Digital Video Disc (DVD) recorder
- External storage device, for example:
  - Magneto-Optical (MO) drive
  - Optical drive (CD-ROM, CD-RW, CD-DVD)
  - Zip drive
- Mobile phone
- MP3 player
- PDA
- Printer
- Scanner
- Set-Top Box (STB)
- Video camera

# 4. Ordering information


#### Table 1. Ordering information

| Part        |                       |                      | Package |  |          |
|-------------|-----------------------|----------------------|---------|--|----------|
| Type number | Marking               | CHIP_SEL<br>polarity | Name    | lame Description   |          |
| ISP1508AET  | 508A[1]               | active HIGH          | TFBGA36 | plastic thin fine-pitch ball grid array package; 36 balls; body $3.5 \times 3.5 \times 0.8$ mm | SOT912-1 |
| ISP1508BET  | 508B <mark>[1]</mark> | active LOW           | TFBGA36 | plastic thin fine-pitch ball grid array package; 36 balls; body $3.5\times3.5\times0.8$ mm     | SOT912-1 |

[1] The package marking is the first line of text on the IC package and can be used for IC identification.

**ULPI HS USB OTG transceiver** 


# 5. Block diagram



**ULPI HS USB OTG transceiver** 

# 6. Pinning information

### 6.1 Pinning



### 6.2 Pin description

| Table 2.              | Pin descript | tion                |   |
|-----------------------|--------------|---------------------|---|
| Symbol <sup>[1]</sup> | Pin          | Type <sup>[2]</sup> | Description <sup>[3]</sup>  |
| DATA1                 | A1           | I/O                 | ULPI data pin 1<br>3-state output; plain input  |
| DATA2                 | A2           | I/O                 | ULPI data pin 2<br>3-state output; plain input  |
| DATA3                 | A3           | I/O                 | ULPI data pin 3<br>3-state output; plain input  |
| CLOCK                 | A4           | 0                   | 60 MHz clock output<br>3-state output   |
| DATA4                 | A5           | I/O                 | ULPI data pin 4; when DDR mode is selected, this pin can be left open<br>3-state output; plain input      |
| DATA5                 | A6           | I/O                 | ULPI data pin 5; when DDR mode is selected, this pin can be left open<br>3-state output; plain input      |
| DATA0                 | B1           | I/O                 | ULPI data pin 0<br>3-state output; plain input  |
| V <sub>CC(I/O)</sub>  | B2, B5       | Ρ                   | input I/O supply voltage; 1.4 V to 1.95 V; a 0.1 $\mu F$ decoupling capacitor is recommended for each pin |
| CFG2                  | B3           | I                   | select crystal or clock frequency with CFG1; see <u>Table 5</u><br>plain input                            |
| CFG1                  | B4           | I                   | select crystal or clock frequency with CFG2; see <u>Table 5</u><br>plain input                            |
| DATA6                 | B6           | I/O                 | ULPI data pin 6; when DDR mode is selected, this pin can be left open<br>3-state output; plain input      |

ISP1508A\_ISP1508B\_2

### **NXP Semiconductors**

# ISP1508A; ISP1508B

**ULPI HS USB OTG transceiver** 

| Table 2.              | Pin descripti | onconti               | nued  |
|-----------------------|---------------|-----------------------|---|
| Symbol <sup>[1]</sup> | Pin           | Type <mark>[2]</mark> | Description <sup>[3]</sup>  |
| DM                    | C1            | AI/O                  | connect to the D– pin of the USB connector  |
|                       |               |                       | USB mode: D- input or output  |
|                       |               |                       | UART mode: TXD output   |
| RREF                  | C2            | AI/O                  | resistor reference; connect through a 12 k $\Omega\pm$ 1 % resistor to GND  |
| CHIP_SEL              | C3            | I                     | <ul> <li>When this pin is not active, ULPI pins will be in 3-state and the ISP1508 is in<br/>power-down mode.</li> </ul>                      |
|                       |               |                       | <ul> <li>When this pin is active, ULPI pins will operate normally.</li> </ul>   |
|                       |               |                       | ISP1508A: active HIGH chip select input; if this pin is not in use, connect it to $V_{CC(I/O)}$   |
|                       |               |                       | ISP1508B: active LOW chip select input; if this pin is not in use, connect it to GND  |
|                       |               |                       | plain input   |
| TEST_N                | C4            | I                     | directly connect to $V_{CC(I/O)}$ for normal operation  |
|                       |               |                       | plain input   |
| DATA7                 | C6            | I/O                   | ULPI data pin 7; when DDR mode is selected, this pin can be left open   |
|                       |               |                       | 3-state output; plain input   |
| DP                    | D1            | AI/O                  | connect to the D+ pin of the USB connector  |
|                       |               |                       | USB mode: D+ input or output  |
|                       |               |                       | UART mode: RXD input  |
| ID                    | D3            | I                     | identification (ID) pin of the micro-USB connector; if this pin is not in use, leave it open  |
|                       |               |                       | (an internal 400 k $\Omega$ pull-up resistor is present on this pin)  |
| 5014/ N               | <b>.</b>      | ~~                    | plain input; TTL  |
| PSW_N                 | D4            | OD                    | active LOW external V <sub>BUS</sub> power switch or external charge pump enable  |
|                       | 55            | 0                     | open-drain output; 4 mA current sinking capability; 5 V tolerant  |
| NXT                   | D5            | 0                     | ULPI next signal  |
| OTD                   | DO            |                       | 3-state output  |
| STP                   | D6            | I                     | ULPI stop signal  |
| 0500                  | <b>F</b> 4    |                       | plain input   |
| CFG0                  | E1            | I                     | Select SDR or DDR ULPI interface  |
|                       |               |                       | <ul> <li>SDR: connect this pin to GND</li> <li>DDR: connect this pin to REG3V3</li> </ul>   |
|                       |               |                       | plain input; TTL  |
| FAULT                 | E2            | 1                     | input for the V <sub>BUS</sub> digital overcurrent or fault detector signal; if this pin is not in use,                                       |
| TAULI                 | LZ            | 1                     | connect it to GND   |
|                       |               |                       | plain input; 5 V tolerant   |
| REG3V3                | E3            | Р                     | 3.3 V regulator output for USB mode or 2.7 V regulator output for UART mode; requires   |
|                       |               |                       | parallel 0.1 $\mu$ F and 4.7 $\mu$ F capacitors; internally powers ATX and other analog circuits; must not be used to power external circuits |
| GND                   | C5, D2, E4    | Р                     | ground supply   |
| DIR                   | E5            | 0                     | ULPI direction signal   |
|                       |               | -                     | 3-state output  |
| REG1V8                | E6            | Р                     | 1.8 V regulator output; requires parallel 0.1 $\mu$ F and 4.7 $\mu$ F capacitors; internally powers   |
|                       |               | •                     | the digital core; must not be used to power external circuits   |
| n.c.                  | F1, F2        | -                     | not connected; leave this pin open  |

ISP1508A\_ISP1508B\_2

| Table 2.              | Pin descrip |                     | nued   |
|-----------------------|-------------|---------------------|--|
| Symbol <sup>[1]</sup> | Pin         | Type <sup>[2]</sup> | Description <sup>[3]</sup>   |
| V <sub>CC</sub>       | F3          | Р                   | input supply voltage or battery source; 3.0 V to 4.5 V   |
|                       |             |                     | <b>Remark:</b> Below 3.0 V, USB full-speed and low-speed transactions are not guaranteed, though some devices may work with the ISP1508 at these voltages.               |
| V <sub>BUS</sub>      | F4          | AI/O                | connect to the V <sub>BUS</sub> pin of the USB connector; if this pin is not in use, leave it open (an internal 70 k $\Omega$ pull-down resistor is present on this pin) |
| XTAL1                 | F5          | AI/O                | crystal oscillator or clock input; 1.8 V peak input allowed; frequency depends on status on the CFG1 and CFG2 pins   |
| XTAL2                 | F6          | AI/O                | crystal oscillator output; when a clock is driven into the XTAL1 pin, leave this pin open  |
|                       |             |                     |  |

#### Pin description continued Table 2

[1] Symbol names ending with underscore N (for example, NAME\_N) indicate active LOW signals.

[2] I = input; O = output; I/O = digital input/output; OD = open-drain output; AI/O = analog input/output; P = power or ground pin.

[3] A detailed description of these pins can be found in Section 7.

#### **Detailed description of pins** 7.

### 7.1 DATA[7:0]

Bidirectional data bus pins. In SDR mode, these pins are synchronized to the rising edge of CLOCK. In DDR mode, DATA[3:0] are synchronized to both the rising and falling edges of CLOCK, and DATA[7:4] can be left unconnected.

The USB link must drive these pins to LOW when the ULPI bus is idle. When the link has data to transmit to the PHY, it drives a nonzero value. Weak pull-down resistors are incorporated on these pins as part of the interface protect feature. For details, see Section 8.11.1.

These pins can also be 3-stated when pin CHIP\_SEL is not active.

These pins are reconfigured to carry various data types when the chip is not in synchronous mode. For details, see Section 9.2.

### 7.2 V<sub>CC(I/O)</sub>

The input power pin that sets the I/O voltage level. A 0.1  $\mu$ F decoupling capacitor is recommended on each  $V_{CC(I/O)}$  pin.  $V_{CC(I/O)}$  powers the on-chip pads of the following pins:

- CFG1
- CFG2
- CHIP\_SEL
- CLOCK
- DATA[7:0]
- DIR
- NXT
- STP
- TEST N

ISP1508A ISP1508B 2

#### 7.3 **RREF**

Resistor reference analog I/O pin. A 12 k $\Omega \pm 1$  % resistor must be connected between the RREF pin and GND. This provides an accurate voltage reference that biases internal analog circuitry. Less accurate resistors cannot be used. It will affect the biasing current for analog circuits, thus the USB signal quality.

#### 7.4 DP and DM

When the ISP1508 is in USB mode, the DP pin functions as the USB data plus line, and the DM pin functions as the USB data minus line.

When the ISP1508 is in transparent UART mode, the DP pin functions as the UART RXD input pin, and the DM pin functions as the UART TXD output pin.

The DP and DM pins must be connected to the D+ and D- pins of the USB receptacle.

#### 7.5 FAULT

This pin is used to detect the V<sub>BUS</sub> fault condition. If the function is not used, this pin must be connected to ground to avoid floating input.

If an external V<sub>BUS</sub> overcurrent or fault detection circuit is used, the output fault indicator of that circuit can be connected to the FAULT input pin. The USE\_EXT\_VBUS\_IND bit in the OTG Control register and the IND\_PASSTHRU bit in the Interface Control register must be set to logic 1. The ISP1508 will inform the link of V<sub>BUS</sub> fault events by sending RXCMDs on the ULPI bus.

The FAULT input pin is mapped to the A\_VBUS\_VLD bit in RXCMD. Any changes to the FAULT input will trigger RXCMD carrying the FAULT condition with A\_VBUS\_VLD.

For details, see <u>Section 10.2.2.2</u> and <u>Section 10.2.2.3</u>.

#### 7.6 PSW\_N

The PSW\_N pin is an active-LOW open-drain output pin. It is used to control external charge pumps or  $V_{BUS}$  power switches to supply  $V_{BUS}$ . When in use, an external pull-up resistor is required. This allows for per-port or ganged power control.

To enable the external power source by driving PSW\_N to LOW, the link must set the DRV\_VBUS\_EXT bit in the OTG Control register to logic 1.

Table 3 summarizes settings to drive 5 V on V<sub>BUS</sub>.

| Table 3. OTG Co | OTG Control register power control bits                     |  |
|-----------------|---|--|
| DRV_VBUS_EXT    | Power source used   |  |
| 0               | external 5 V $V_{BUS}$ power source disabled (PSW_N = HIGH) |  |
| 1               | external 5 V $V_{BUS}$ power source enabled (PSW_N = LOW)   |  |

ISP1508A\_ISP1508B\_2

### 7.7 ID

For OTG applications, the ID (identification) pin is connected to the ID pin of the micro-AB receptacle. As defined in *On-The-Go Supplement to the USB 2.0 Specification Rev. 1.3*, the ID pin dictates the initial role of the link. If ID is detected as HIGH, the link must assume the role of a peripheral. If ID is detected as LOW, the link must assume a host role. Roles can be swapped at a later time by using HNP.

The ISP1508 provides an internal pull-up resistor ( $R_{UP(ID)}$ ) to sense the value of the ID pin. The pull-up resistor must first be enabled by setting the ID\_PULLUP register bit to logic 1. If the value on ID has changed, the ISP1508 will send an RXCMD or interrupt to the link. If the link does not receive any RXCMD or interrupt by time  $t_{ID}$ , then the ID value has not changed.

The ISP1508 also provides an internal weak pull-up resistor ( $R_{weakPU(ID)}$ ). This weak pull-up resistor is always enabled to avoid the possible floating condition on the ID pin. The ID pin can be left open when not in use.

#### 7.8 V<sub>CC</sub>

Main input supply voltage for the ISP1508. The ISP1508 operates correctly when V<sub>CC</sub> is between 3.0 V and 4.5 V. A 0.1  $\mu$ F decoupling capacitor is recommended.

### 7.9 V<sub>BUS</sub>


This I/O pin acts as an input to  $V_{BUS}$  comparators, and also as a power pin for SRP charge and discharge resistors. For details, see Figure 3.

The  $V_{BUS}$  pin requires a capacitive load. <u>Table 4</u> provides the recommended capacitor values for various applications.

| Table 4. | Recommended | V <sub>BUS</sub> c | apacitor value |
|----------|-------------|--------------------|----------------|
|----------|-------------|--------------------|----------------|

| Application         | V <sub>BUS</sub> capacitor (C <sub>VBUS</sub> ) |
|---------------------|---|
| OTG                 | 1 μF to 6.5 μF; 10 V                            |
| Standard host       | 120 $\mu F \pm$ 20 %; 10 V                      |
| Standard peripheral | 1 $\mu$ F to 10 $\mu$ F; 10 V                   |

**ULPI HS USB OTG transceiver** 



### 7.10 REG3V3 and REG1V8

These are output voltage pins from the internal regulator. These supplies are used internally to power digital and analog circuits.

For proper operation of the regulator, REG3V3 and REG1V8 must each be connected to a 0.1  $\mu$ F capacitor in parallel with a 4.7  $\mu$ F low ESR capacitor.

REG3V3 powers on-chip pads of the following pins:

- CFG0
- DM
- DP
- FAULT
- ID
- PSW\_N
- RREF

#### 7.11 XTAL1 and XTAL2

XTAL1 is the crystal oscillator input, and XTAL2 is the crystal oscillator output. The allowed crystal or clock frequency on the XTAL1 pin is selectable by the CFG1 and CFG2 pins, as shown in Table 5.

| Table 5. | Allowed crystal or clock frequency on the XTAL1 pin |   |  |
|----------|---|---|--|
| CFG1     | CFG2  | Allowed crystal or clock frequency on the XTAL1 pin |  |
| 0        | 0   | 19.2 MHz  |  |

ISP1508A\_ISP1508B\_2

#### **ULPI HS USB OTG transceiver**

| Table 5. | Allowed crystal or clock frequency on the XIAL1 pincontinued |        |  |
|----------|--|--------|--|
| CFG1     | CFG2 Allowed crystal or clock frequency on the XTAL1 pin     |        |  |
| 0        | 1  | 26 MHz |  |
| 1        | 0  | 24 MHz |  |
| 1        | 1  | 13 MHz |  |

Allowed emisted an electric measure on the VTAL4 whe 

When a clock is driven into XTAL1, XTAL2 must be left open.

If a crystal is attached, it requires a capacitor on each terminal of the crystal to GND. The recommended crystal specification and required external capacitors are given in Table 6 and Table 7.

| Table 6. | External capacitor values for 13 MHz or 19.2 MHz clock frequency |
|----------|--|
|----------|--|

| Load capacitance C <sub>L</sub> of the crystal <sup>[1]</sup> | Maximum series resistance R <sub>S</sub> of the crystal <sup>[1]</sup> | External capacitor C <sub>XTAL</sub> value |
|---|--|--|
| 10 pF   | < 180 Ω  | 18 pF                                      |
| 20 pF   | < 100 Ω  | 39 pF                                      |

[1] Specified by the crystal manufacturer.

| Table 7. | External capacitor values for 24 MHz or 26 MHz clock frequency |
|----------|--|
|----------|--|

| Load capacitance $C_L$ of the crystal <sup>[1]</sup> | Maximum series resistance R <sub>S</sub> of the crystal <sup>[1]</sup> | External capacitor C <sub>XTAL</sub> value |
|--|--|--|
| 10 pF  | < 140 Ω  | 18 pF                                      |
| 20 pF  | < 60 Ω   | 39 pF                                      |

[1] Specified by the crystal manufacturer.

### 7.12 CHIP SEL

When CHIP\_SEL is inactive, ULPI pins DATA[7:0], CLOCK, DIR and NXT are 3-stated and the STP input is ignored; internal circuits are powered-down as well.

When CHIP\_SEL is active, the ISP1508 will operate normally.

#### 7.13 DIR

ULPI direction output pin. Synchronous to the rising edge of CLOCK. Controls the direction of the data bus. By default, the ISP1508 holds DIR at LOW, causing the data bus to be an input. When DIR is LOW, the ISP1508 listens for data from the link. The ISP1508 pulls DIR to HIGH only when it has data to send to the link, which is for one of the two reasons:

- To send the USB receive data, RXCMD status updates and register reads data to the link.
- To block the link from driving the data bus during power-up, reset and low power (suspend) mode.

This pin can be 3-stated when the CHIP\_SEL pin is not active.

ISP1508A ISP1508B 2

### 7.14 STP

ULPI stop input pin. Synchronous to the rising edge of CLOCK. The link must assert STP to signal the end of a USB transmit packet or a register write operation. When DIR is asserted, the link can optionally assert STP for one cycle to abort the ISP1508, causing it to de-assert DIR in the next clock cycle.

#### 7.15 NXT

ULPI next data output pin. Synchronous to the rising edge of CLOCK. The ISP1508 holds NXT at LOW, by default. When DIR is LOW and the link is sending data to the ISP1508, NXT will be asserted to notify the link to provide the next data byte. When DIR is HIGH and the ISP1508 is sending data to the link, NXT will be asserted to notify the link that another valid byte is on the bus. NXT is not used for register read data or the RXCMD status update.

This pin can be 3-stated when the CHIP\_SEL pin is not active.

### 7.16 CLOCK

A 60 MHz interface clock to synchronize the ULPI bus. In SDR mode, all ULPI pins are synchronous to the rising edge of CLOCK. In DDR mode, DATA[3:0] are the only interface pins that are synchronous to both the rising and falling edges of CLOCK. All other pins are synchronous to the rising edge of CLOCK only, including DIR, NXT and STP.

The ISP1508 outputs 60 MHz clock when:

- A crystal is attached between the XTAL1 and XTAL2 pins.
- A clock is driven into the XTAL1 pin, with the XTAL2 pin left unconnected.

### 7.17 GND

Global ground signal. To ensure the correct operation of the ISP1508, GND must be soldered to the cleanest available ground.

### 8. Functional description

### 8.1 ULPI interface controller

The ISP1508 provides an 8-pin or 12-pin interface that is compliant with *UTMI+ Low Pin Interface (ULPI) Specification Rev. 1.1.* This interface must be connected to a USB link.

The ULPI interface controller provides the following functions:

- ULPI-compliant interface and register set
- Allows full control over the USB peripheral, host or OTG functionality
- Parses the USB transmit and receive data
- Prioritizes the USB receive data, USB transmit data, interrupts and register operations
- Low-power mode
- Transparent UART mode
- 3-pin serial mode
- 6-pin serial mode
- Generates RXCMDs (status updates)
- Maskable interrupts

For more information on the ULPI protocol, see Section 10.

#### 8.2 USB serializer and deserializer

The USB data serializer prepares data to transmit on the USB bus. To transmit data, the USB link sends a transmit command and data on the ULPI bus. The serializer performs parallel-to-serial conversion, bit stuffing and NRZI encoding. For packets with a PID, the serializer adds a SYNC pattern to the start of the packet, and an EOP pattern to the end of the packet. When the serializer is busy and cannot accept any more data, the ULPI interface controller de-asserts NXT.

The USB data deserializer decodes data received from the USB bus. When data is received, the deserializer strips the SYNC and EOP patterns, and then performs serial-to-parallel conversion, NRZI decoding and discarding of stuff bits on the data payload. The ULPI interface controller sends data to the USB link by asserting DIR, and then asserting NXT whenever a byte is ready. The deserializer also detects various receive errors, including bit stuff errors, elasticity buffer underrun or overrun, and byte-alignment errors.

### 8.3 Hi-Speed USB (USB 2.0) ATX

The Hi-Speed USB ATX block is an analog front-end containing the circuitry needed to transmit, receive and terminate the USB bus in high-speed, full-speed and low-speed, for USB peripheral, host or OTG implementations. The following circuitry is included:

- · Differential drivers to transmit data at high-speed, full-speed and low-speed
- Differential and single-ended receivers to receive data at high-speed, full-speed and low-speed
- Squelch circuit to detect high-speed bus activity

ISP1508A\_ISP1508B\_2 Product data sheet

**ULPI HS USB OTG transceiver** 

- High-speed disconnect detector
- 45  $\Omega$  high-speed bus terminations on DP and DM
- 1.5 kΩ pull-up resistor on DP
- 15 kΩ bus terminations on DP and DM

For details on controlling resistor settings, see Table 14.

#### 8.4 Voltage regulator

The ISP1508 contains a built-in voltage regulator that conditions the  $V_{CC}$  supply for use inside the ISP1508. The voltage regulator:

- Supports input supply range  $3.0 \text{ V} < \text{V}_{\text{CC}} < 4.5 \text{ V}$ .
- Can be supplied from a battery with the preceding voltage range.
- Supplies internal digital circuitry with 1.8 V and analog circuitry with 3.3 V or 2.7 V.
- In USB mode, automatically bypasses the internal 3.3 V regulator when V<sub>CC</sub> < 3.5 V, the internal analog circuitry directly draws power from the V<sub>CC</sub> pin. In UART mode, the bypass switch will be disabled.
- Will be shut down when V<sub>CC(I/O)</sub> is not present or when the CHIP\_SEL pin is not active.

#### 8.5 Crystal oscillator and PLL

The ISP1508 has a built-in crystal oscillator and a Phase-Locked Loop (PLL) for clock generation. When a crystal is in use, the built-in crystal oscillator generates a square wave clock for internal use. A square wave clock of the same frequency can also be driven directly into the XTAL1 pin. Using an existing square wave clock can save the cost of the crystal and also reduce the board space. The crystal or clock frequencies supported are 13 MHz, 19.2 MHz, 24 MHz and 26 MHz.

The PLL takes the square wave clock from the crystal oscillator, and multiplies or divides it into various frequencies for internal use.

The PLL produces the following frequencies, irrespective of the clock source:

- 1.5 MHz for low-speed USB data
- 12 MHz for full-speed USB data
- · 60 MHz clock for the ULPI interface controller
- 480 MHz for high-speed USB data
- Other internal frequencies for data conversion and data recovery

### 8.6 UART buffer

The UART buffer includes circuits to support the transparent UART signaling between the DATA0 or DATA1 pin and the DM or DP pin.

When the ISP1508 is put into UART mode, it acts as a voltage level shifter between the following pins:

• From DATA0 (V<sub>CC(I/O)</sub> level) to DM (2.7 V level) for the UART TXD signaling path.

ISP1508A\_ISP1508B\_2
Product data sheet

• From DP (2.7 V level) to DATA1 (V<sub>CC(I/O)</sub> level) for the UART RXD signaling path.

#### 8.7 OTG module

This module contains several sub-blocks that provide all the functionality required by the USB OTG specification. Specifically, it provides the following circuits:

- The ID detector to sense the ID pin of the micro-USB cable. The ID pin dictates which device is initially configured as a host and which as a peripheral.
- V<sub>BUS</sub> comparators to determine the V<sub>BUS</sub> voltage level. This is required for the V<sub>BUS</sub> detection, SRP and HNP.
- Resistors to temporarily charge and discharge V<sub>BUS</sub>. This is required for SRP.

#### 8.7.1 ID detector

The ID detector detects which end of the micro-USB cable is plugged in. The ID detector must first be enabled by setting the ID\_PULLUP register bit to logic 1. If the ISP1508 senses a value on the ID pin that is different from the previously reported value, an RXCMD status update will be sent to the USB link, or an interrupt will be asserted.

- If the micro-B end of the cable is plugged in (or nothing is plugged in), the ISP1508 will report that ID\_GND is logic 1. The USB link must be in the B-device state.
- If the micro-A end of the cable is plugged in, the ISP1508 will report that ID\_GND is logic 0. The USB link must be in the A-device state.

The ID pin has a weak pull-up resistor ( $R_{weakPU(ID)}$ ) permanently enabled to avoid the floating condition.

#### 8.7.2 V<sub>BUS</sub> comparators

The ISP1508 provides three comparators to detect the  $V_{BUS}$  voltage level. The comparators are explained in the following subsections.

#### 8.7.2.1 V<sub>BUS</sub> valid comparator

This comparator is used only by hosts and A-devices to determine whether the voltage on  $V_{BUS}$  is at a valid level for operation. The ISP1508 minimum threshold for the  $V_{BUS}$  valid comparator is 4.4 V. Any voltage on  $V_{BUS}$  below this threshold is considered invalid. During power-up, it is expected that the comparator output will be ignored.

#### 8.7.2.2 Session valid comparator

The session valid comparator is a TTL-level input that determines when  $V_{BUS}$  is high enough for a session to start. Peripherals, A-devices and B-devices use this comparator to detect when a session is started. The A-device also uses this comparator to determine when a session is completed. The session valid threshold of the ISP1508 is between 0.8 V to 2.0 V.

#### 8.7.2.3 Session end comparator

The session end comparator determines when  $V_{BUS}$  is below the B-device session end threshold of 0.2 V to 0.8 V. The B-device uses this threshold to determine when a session has ended.


ISP1508A\_ISP1508B\_2 Product data sheet

#### 8.7.3 SRP charge and discharge resistors

The ISP1508 provides on-chip resistors for short-term charging and discharging of V<sub>BUS</sub>. These are used by the B-device to request a session, prompting the A-device to restore the V<sub>BUS</sub> power. First, the B-device makes sure that V<sub>BUS</sub> is fully discharged from the previous session by setting the DISCHRG\_VBUS register bit to logic 1 and waiting for SESS\_END to be logic 1. Then the B-device charges V<sub>BUS</sub> by setting the CHRG\_VBUS register bit to logic 1. The A-device sees that V<sub>BUS</sub> is charged above the session valid threshold and starts a session by turning on the V<sub>BUS</sub> power.

#### 8.8 Port power control

For an OTG or host application, the ISP1508 uses the PSW\_N pin to control the external power switch for the  $V_{BUS}$  5 V supply. The overcurrent detector output of the external power switch can be connected to the FAULT pin of the ISP1508 to indicate to the ULPI link the  $V_{BUS}$  overcurrent status. For the connection scheme, see Figure 4.



When the FAULT pin is not used, connect it to GND.

#### 8.9 Band gap reference voltage

The band gap circuit provides a stable internal voltage reference to bias the analog circuitry. This band gap circuit requires an accurate external reference resistor. Connect a 12 k $\Omega \pm 1$  % resistor between the RREF pin and GND.


#### 8.10 Power-On Reset (POR)

An internal POR is generated when REG1V8 rises above V<sub>POR(trip)</sub>. The internal POR pulse will be generated whenever REG1V8 drops below V<sub>POR(trip)</sub> for more than  $t_{w(REG1V8\_L)}$ .

To give a better view of the functionality, Figure 5 shows a possible curve of REG1V8. The internal POR starts with logic 0 at t0. At t1, the detector will see the passing of the trip level so that POR pulse is generated to reset all internal circuits. If REG1V8 dips from t2 to t3 for greater than  $t_{w(REG1V8_L)}$ , another POR pulse is generated. If the dip from t4 to t5 is less than  $t_{w(REG1V8_L)}$ , the internal POR pulse will not be generated and will remain LOW.

ISP1508A\_ISP1508B\_2

ULPI HS USB OTG transceiver



#### 8.11 Power-up, reset and bus idle sequence

Figure 6 shows a typical start-up sequence.

On power-up, the ISP1508 performs an internal power-on reset and asserts DIR to indicate to the link that the ULPI bus cannot be used. When the internal PLL is stable, the ISP1508 de-asserts DIR and drives 60 MHz clock out from the CLOCK pin. The power-up time depends on the  $V_{CC}$  supply rise time, the crystal start-up time, and PLL start-up time  $t_{startup(PLL)}$ . When DIR is de-asserted, the link must drive the data bus to a valid level. By default, the link must drive data to LOW. Before beginning USB packets, the link must set the RESET bit in the Function Control register to reset the ISP1508. After the RESET bit is set, the ISP1508 will assert DIR until the internal reset completes. The ISP1508 will automatically de-assert DIR and clear the RESET bit when the reset has completed. After every reset, an RXCMD is sent to the link to update USB status information. After this sequence, the ULPI bus is ready for use and the link can start USB operations.

If  $V_{CC(I/O)}$  is not present or the CHIP\_SEL pin is non-active, the ISP1508 will be kept in power-down mode. In power-down mode, all ULPI interface pins will be put in 3-state, the internal regulator will be shut down (see <u>Table 8</u>), and the total power current from V<sub>CC</sub> will be less than I<sub>CC</sub> in power-down mode.

The link can do a hardware reset to the ISP1508 by toggling the CHIP\_SEL pin. The recommended sequence is:

- 1. De-activate the CHIP\_SEL pin.
- 2. Wait for at least t<sub>PWRDN</sub>.
- 3. Activate the CHIP\_SEL pin.

The recommended power-up sequence for the link is:


- 1. Apply the  $V_{CC}$  and  $V_{CC(I/O)}$  power.
- 2. Activate the CHIP\_SEL pin.
- 3. The link waits for at least t<sub>PWRUP</sub>, ignoring all the ULPI pin status.
- 4. The link may start to detect the DIR status level. If DIR is detected LOW, the link may send a RESET command.

The ULPI interface is ready for use.

### **NXP Semiconductors**

# ISP1508A; ISP1508B

**ULPI HS USB OTG transceiver** 



By default, the ISP1508 enables a weak pull-up resistor on STP. If the STP pin is unexpectedly HIGH at any time, the ISP1508 will protect the ULPI interface by enabling weak pull-down resistors on DATA[7:0].

ISP1508A\_ISP1508B\_2

The interface protect feature prevents unwanted activity of the ISP1508 whenever the ULPI interface is not correctly driven by the link. For example, when the link powers up more slowly than the ISP1508.

The interface protect feature can be disabled by setting the INTF\_PROT\_DIS bit to logic 1.

#### 8.11.2 Interface behavior with respect to the CHIP\_SEL pin

The use of the CHIP\_SEL pin is optional. When not active, ULPI pins will be 3-stated and the internal circuitry is powered down. If the CHIP\_SEL pin is not used, it must be connected to  $V_{CC(I/O)}$  in the ISP1508A and to GND in the ISP1508B. Figure 7 shows the ULPI interface behavior when the CHIP\_SEL pin is asserted and subsequently de-asserted.

| СГОСК       |  | Hi-Z (ignored)    |
|-------------|--|-------------------|
| CHIP_SEL    | ,  | \                 |
| DATA[7:0]   | Hi-Z (input)                                     | Hi-Z (ignored)    |
| DIR         |  | Hi-Z              |
| STP         | Hi-Z (input)                                     | Hi-Z (ignored)    |
| NXT         |  | Hi-Z<br>004aaa910 |
| Fig 7. Inte | erface behavior with respect to the CHIP_SEL pin |                   |

### 9. Modes of operation

#### 9.1 Power modes

When both V<sub>CC(I/O)</sub> and V<sub>CC</sub> are not powered, there will be no leakage from the V<sub>BUS</sub> pin to all the remaining pins, including V<sub>CC</sub> and V<sub>CC(I/O)</sub>. Applying V<sub>BUS</sub> within the normal range will not damage the ISP1508 chip.

When both  $V_{CC}$  and  $V_{CC(I/O)}$  are powered and are within the operating voltage range, the ISP1508 will be fully functional as in normal mode.

When  $V_{CC(I/O)}$  is powered and the  $V_{CC}$  voltage is below the operating voltage range of the ISP1508, the application system must detect the low voltage condition and set the CHIP\_SEL pin to non-active state to put the ISP1508 in power-down mode. This is to protect the ULPI and USB interfaces from driving wrong levels. Under this condition, the  $V_{CC(I/O)}$  voltage will not leak to USB pins ( $V_{BUS}$ , DP, DM and ID) and the  $V_{CC}$  pin. All the digital pins (see Section 7.2) powered by  $V_{CC(I/O)}$  are configured as high-impedance inputs. These pins must be driven to defined states or terminated by using pull-up or pull-down resistors to avoid floating input condition. Other pins (see Section 7.10) are not powered.

#### 9.1.1 Normal mode

In normal mode, both  $V_{CC}$  and  $V_{CC(I/O)}$  are powered. The CHIP\_SEL pin is active. The ISP1508 is fully functional.

#### 9.1.2 Power-down mode

When  $V_{CC(I/O)}$  is not present or when the CHIP\_SEL pin is not active, the ISP1508 is put into power-down mode. In this mode, internal regulators are powered down to keep the  $V_{CC}$  current to a minimum. The voltage on the  $V_{CC}$  pin will not leak to the  $V_{CC(I/O)}$  and/or  $V_{BUS}$  pins. In this mode, the ISP1508 pin states are given in Table 8.

| Pin name   | Pin state when V <sub>CC(I/O)</sub> is not present | Pin state when V <sub>CC(I/O)</sub> is present<br>and CHIP_SEL is HIGH |
|--|--|--|
| V <sub>CC</sub>  | 3.0 V to 4.5 V                                     | 3.0 V to 4.5 V   |
| V <sub>CC(I/O)</sub>   | not powered <sup>[1]</sup>                         | 1.4 V to 1.95 V  |
| REG3V3, REG1V8, DP, DM, V <sub>BUS</sub> , ID, CFG0,<br>XTAL1, XTAL2, RREF, PSW_N, FAULT | not powered <sup>[1]</sup>                         | not powered <sup>[1]</sup>   |
| CHIP_SEL, CFG1, CFG2, TEST_N, STP, NXT,<br>DIR, DATA[7:0], CLOCK                         | not powered <sup>[1]</sup>                         | high-Z   |

Table 8. Pin states in power-down mode

[1] These pins must not be externally driven to HIGH. Otherwise, the ISP1508 behavior is undefined and leakage current will occur.

When  $V_{CC(I/O)}$  is not present, all digital pins (see Section 7.2) that are powered by  $V_{CC(I/O)}$  are not powered. These pins must not be externally driven to HIGH, otherwise the ISP1508 behavior is undefined and leakage current will occur. Other pins (see Section 7.10) are not powered.

When the ISP1508 is put into power-down mode by disabling the CHIP\_SEL pin, all the digital pins (see Section 7.2) that are powered by  $V_{CC(I/O)}$  are configured as high-impedance inputs. These pins must be driven to defined states or terminated by

ISP1508A\_ISP1508B\_2

using pull-up or pull-down resistors to avoid floating input condition. Other pins (see Section 7.10) are not powered. In this mode, minimum current will be drawn by  $V_{CC(I/O)}$  to detect the CHIP\_SEL pin status.

### 9.2 ULPI modes

The ISP1508 ULPI interface can be programmed to operate in five modes. In each mode, the signals on the data bus are reconfigured as described in the following subsections. Setting more than one mode will lead to undefined behavior.

#### 9.2.1 Synchronous mode

This is default mode. On power-up and when CLOCK is stable, the ISP1508 will enter synchronous mode.

In synchronous mode, the link must synchronize all ULPI signals to CLOCK, meeting the set-up time and the hold time as defined in Section 15.

This mode is used by the link to perform the following tasks:

- High-speed detection handshake (chirp)
- Transmit and receive USB packets
- Read and write to registers
- Receive USB status updates (RXCMDs) from the ISP1508

For more information on various synchronous mode protocols, see Section 10.

|             |                          | •  |
|-------------|--------------------------|--|
| Signal name | Direction on the ISP1508 | Signal description   |
| CLOCK       | 0                        | <b>60 MHz interface clock</b> : When a crystal is attached or a clock is driven into the XTAL1 pin, the ISP1508 will drive a 60 MHz output clock.  |
|             |                          | During low-power, serial and UART modes, the clock is turned off to save power.  |
| DATA[7:0]   | I/O                      | <b>8-bit data bus</b> : In synchronous mode, the link drives DATA[7:0] to LOW by default. The link initiates transfers by sending a nonzero data pattern called a TXCMD (transmit command). In synchronous mode, the direction of DATA[7:0] is controlled by DIR. Contents of DATA[7:0] lines must be ignored for exactly one clock cycle whenever DIR changes value. This is called a turnaround cycle. |
|             |                          | Data lines have fixed directions and different meanings in low-power, 3-pin serial and UART modes.   |

#### Table 9. ULPI signal description

ULPI HS USB OTG transceiver

| Signal name | Direction on the ISP1508 | Signal description   |
|-------------|--------------------------|--|
| DIR         | 0                        | Direction: Controls the direction of data bus DATA[7:0].   |
|             |                          | In synchronous mode, the ISP1508 drives DIR to LOW by default, making the data bus an input so that the ISP1508 can listen for TXCMD from the link. The ISP1508 drives DIR to HIGH only when it has data for the link. When DIR and NXT are HIGH, the byte on the data bus contains decoded USB data. When DIR is HIGH and NXT is LOW, the byte contains status information called an RXCMD (receive command). The only exception to this rule is when the PHY returns register read data, where NXT is also LOW, replacing the usual RXCMD byte. Every change in DIR causes a turnaround cycle on the data bus, during which DATA[7:0] are not valid and must be ignored by the link. |
|             |                          | DIR is always asserted during low-power, serial and UART modes.  |
| STP         | I                        | <b>Stop</b> : In synchronous mode, the link drives STP to HIGH for one cycle after the last byte of data is sent to the ISP1508. The link can optionally assert STP to force DIR to be de-asserted.  |
|             |                          | In low-power, serial and UART modes, the link holds STP at HIGH to wake up the ISP1508, causing the ULPI bus to return to synchronous mode.  |
| NXT         | Ο                        | <b>Next</b> : In synchronous mode, the ISP1508 drives NXT to HIGH to throttle data. If DIR is LOW, the ISP1508 asserts NXT to notify the link to place the next data byte on DATA[7:0] in the following clock cycle. If DIR is HIGH, the ISP1508 asserts NXT to notify the link that a valid USB data byte is on DATA[7:0] in the current cycle. The ISP1508 always drives an RXCMD when DIR is HIGH and NXT is LOW, unless register read data is to be returned to the link in the current cycle.<br>NXT is not used in low-power, serial and UART modes.   |
|             |                          | terre lo tot doce in low power, sonal and errer modes.   |

#### Table 9. ULPI signal description ...continued

#### 9.2.2 Low-power mode

When the USB bus is idle, the link can place the ISP1508 into low-power mode (also called suspend mode). In low-power mode, the data bus definition changes to that shown in <u>Table 10</u>. To enter low-power mode, the link sets the SUSPENDM bit in the Function Control register to logic 0. To exit low-power mode, the link asserts the STP signal. After exiting low-power mode, the ISP1508 will send an RXCMD to the link if a change was detected in any interrupt source, and the change still exists. An RXCMD may not be sent if the interrupt condition is removed before exiting.

The ISP1508 will draw only suspend current from the V<sub>CC</sub> supply. See Table 52.

During low-power mode, the clock on XTAL1 can be stopped. The clock must be started again before asserting STP to exit low-power mode.

For more information on low-power mode enter and exit protocols, refer to UTMI+ Low Pin Interface (ULPI) Specification Rev. 1.1.

| _          |           |           |  |
|------------|-----------|-----------|--|
| Signal     | Maps to   | Direction | Description  |
| LINESTATE0 | DATA0     | 0         | combinatorial LINESTATE0 directly driven by the analog receiver  |
| LINESTATE1 | DATA1     | 0         | combinatorial LINESTATE1 directly driven by the analog receiver  |
| Reserved   | DATA2     | 0         | reserved; the ISP1508 will drive this pin to LOW   |
| INT        | DATA3     | 0         | active HIGH interrupt indication; will be asserted and latched whenever<br>any unmasked interrupt occurs |
| Reserved   | DATA[7:4] | 0         | reserved; the ISP1508 will drive these pins to LOW   |
|            |           |           |  |

Table 10. Signal mapping during low-power mode

ISP1508A\_ISP1508B\_2

#### 9.2.3 6-pin full-speed or low-speed serial mode

If the link requires a 6-pin serial interface to transmit and receive full-speed or low-speed USB data, it can set the ISP1508 to 6-pin serial mode. In 6-pin serial mode, the data bus definition changes to that shown in <u>Table 11</u>. To enter 6-pin serial mode, the link sets the 6PIN\_FSLS\_SERIAL bit in the Interface Control register to logic 1. To exit 6-pin serial mode, the link asserts the STP signal. This is provided primarily for links that contain legacy full-speed or low-speed functionality, providing a more cost-effective upgrade path to high-speed. An interrupt pin is also provided to inform the link of USB events. If the link requires CLOCK to be running during 6-pin serial mode, the CLOCK\_SUSPENDM register bit must be set to logic 1 before entering 6-pin serial mode.

For more information on 6-pin serial mode enter and exit protocols, refer to UTMI+ Low Pin Interface (ULPI) Specification Rev. 1.1.

The 6-pin serial mode is not applicable if the ISP1508 functions as a 4-bit DDR.

| Signal    | Maps to | Direction | Description   |
|-----------|---------|-----------|---|
| TX_ENABLE | DATA0   | I         | active HIGH transmit enable   |
| TX_DAT    | DATA1   | I         | transmit differential data on DP and DM   |
| TX_SE0    | DATA2   | I         | transmit single-ended zero on DP and DM   |
| INT       | DATA3   | 0         | active HIGH interrupt indication; will be asserted and latched whenever any unmasked interrupt occurs |
| RX_DP     | DATA4   | 0         | single-ended receive data from DP   |
| RX_DM     | DATA5   | 0         | single-ended receive data from DM   |
| RX_RCV    | DATA6   | 0         | differential receive data from DP and DM  |
| Reserved  | DATA7   | 0         | reserved; the ISP1508 will drive this pin to LOW  |

Table 11. Signal mapping for 6-pin serial mode

#### 9.2.4 3-pin full-speed or low-speed serial mode

If the link requires a 3-pin serial interface to transmit and receive full-speed or low-speed USB data, it can set the ISP1508 to 3-pin serial mode. In 3-pin serial mode, the data bus definition changes to that shown in <u>Table 12</u>. To enter 3-pin serial mode, the link sets the 3PIN\_FSLS\_SERIAL bit in the Interface Control register to logic 1. To exit 3-pin serial mode, the link asserts the STP signal. This is provided primarily for links that contain legacy full-speed or low-speed functionality, providing a more cost-effective upgrade path to high-speed. An interrupt pin is also provided to inform the link of USB events. If the link requires CLOCK to be running during 3-pin serial mode, the CLOCK\_SUSPENDM register bit must be set to logic 1 before entering 3-pin serial mode.

For more information on 3-pin serial mode enter and exit protocols, refer to UTMI+ Low Pin Interface (ULPI) Specification Rev. 1.1.

| -         |         | -         |  |
|-----------|---------|-----------|--|
| Signal    | Maps to | Direction | Description  |
| TX_ENABLE | DATA0   | I         | active HIGH transmit enable                                    |
| DAT       | DATA1   | I/O       | transmit differential data on DP and DM when TX_ENABLE is HIGH |
|           |         |           | receive differential data from DP and DM when TX_ENABLE is LOW |

Table 12. Signal mapping for 3-pin serial mode

ISP1508A\_ISP1508B\_2

**ULPI HS USB OTG transceiver** 

| Table 12. | Signal mapping for 3-pin serial modecontinued |           |   |  |  |  |  |
|-----------|---|-----------|---|--|--|--|--|
| Signal    | Maps to                                       | Direction | Description   |  |  |  |  |
| SE0       | DATA2   | I/O       | transmit single-ended zero on DP and DM when TX_ENABLE is HIGH receive single-ended zero from DP and DM when TX_ENABLE is LOW |  |  |  |  |
| INT       | DATA3   | 0         | active HIGH interrupt indication; will be asserted and latched whenever<br>any unmasked interrupt occurs                      |  |  |  |  |
| Reserved  | DATA[7:4]                                     | 0         | reserved; the ISP1508 will drive these pins to LOW  |  |  |  |  |

#### 9.2.5 Transparent UART mode

In transparent UART mode, the ISP1508 functions as a voltage level shifter between the following pins:

- From pin DATA0 (V<sub>CC(I/O)</sub> level) to pin DM (2.7 V level).
- From pin DP (2.7 V level) to pin DATA1 (V<sub>CC(I/O)</sub> level).

The USB transceiver is used to drive the UART transmitting signal on the DM line. The rise time and the fall time of the transmitting signal is determined by whether a full-speed or low-speed transceiver is in use. It is recommended to use a low-speed transceiver if the UART bit rate is below 921 kbit/s for better EMI performance. If the UART bit rate is equal to or above 921 kbit/s, a full-speed transceiver can be used.

In transparent UART mode, data bus definitions change to that shown in Table 13.

| Table 13. | UART signal I | mapping   |  |
|-----------|---------------|-----------|--|
| Signal    | Maps to       | Direction | Description  |
| TXD       | DATA0         | Į         | UART TXD signal that is routed to the DM pin   |
| RXD       | DATA1         | 0         | UART RXD signal that is routed from the DP pin   |
| Reserved  | DATA2         | 0         | reserved; the ISP1508 will drive this pin to LOW in UART mode  |
| INT       | DATA3         | 0         | active HIGH interrupt indication; will be asserted and latched whenever any<br>unmasked interrupt occurs |
| Reserved  | DATA[7:4]     | 0         | reserved; the ISP1508 will drive these pins to LOW   |
|           |               |           |  |

Transparent UART mode is entered by setting some register bits in ULPI registers. The recommended sequence is:

- 1. Set the XCVRSELECT[1:0] bits in the Function Control register to 10b (low-speed) or 01b (full-speed). This setting affects the rise time and the fall time of the UART transmitting signal on the DM line.
- 2. Set the DP\_PULLDOWN and DM\_PULLDOWN bits in the OTG Control register to logic 0.
- 3. Set the TERMSELECT bit in the Function Control register to logic 0 (power-on default value).

Remark: Mandatory when a full-speed driver is used and optional for a low-speed driver.

- 4. Set the TXD EN and RXD EN bits in the Carkit Control register to logic 1. These two bits must be set together in one TXCMD.
- 5. Set the CARKIT\_MODE bit in the Interface Control register to logic 1.

Remark: The CARKIT\_MODE, TXD\_EN and RXD\_EN bits must be set to logic 1. The sequence of setting these register bits is ignored.

ISP1508A ISP1508B 2

After the register configuration is complete:

- 1. A weak pull-up resistor will be enabled on the DP and DATA0 pins. This is to avoid the possible floating condition on these input pins when UART mode is enabled.
- 2. The 39  $\Omega$  serial termination resistors on the DP and DM pins will be enabled.
- 3. One clock cycle after DIR goes from LOW to HIGH, the ISP1508 will drive the data bus for five clock cycles. This is to charge the DATA0 pin to a HIGH level for a slow link. The link, however, can start driving DATA0 to HIGH immediately after the turnaround cycle.
- 4. UART buffers between DATA0 or DATA1 and DM or DP are enabled. Transparent UART mode is entered.

**Remark:** The DP pin will be slowly charged up to HIGH by the weak pull-up resistor. The time needed depends on the capacitive loading on DP.

By default, the clock is powered down when the ISP1508 enters UART mode. If the link requires CLOCK to be running in UART mode, it can set the CLOCK\_SUSPENDM bit in the Interface Control register to logic 1 before entering UART mode.

Transparent UART mode is exited by asserting the STP pin to HIGH or by toggling the CHIP\_SEL pin.

The INT pin is asserted and latched whenever an unmasked interrupt event occurs. When the link detects INT as HIGH, it must wake-up the PHY from transparent UART mode by asserting STP. When the PHY is in synchronous mode, the link can read the USB Interrupt Latch register to determine the source of the interrupt. Note that the ISP1508 does not implement the optional Carkit Interrupt registers.

An alternative way to exit UART mode is to set the CHIP\_SEL pin to non-active for more than  $t_{PWRDN}$  and then set it to active. A power-on reset will be generated and the ULPI bus will be put in default synchronous mode.

**ULPI HS USB OTG transceiver** 




Fig 8. Interface behavior when entering UART mode

| CLO    | СК <sup>(1)</sup> |  |
|--------|-------------------|--|
| CLOO   | CK <sup>(2)</sup> |  |
| DATA   | [7:0]             | UART mode signals 0000 0000 signals  |
|        | DIR               |  |
|        | STP .             |  |
|        | NXT .             |  |
|        | UART<br>mode      | 004aaa867  |
| (1)    |                   | remains powered when the CLOCK_SUSPENDM register bit is logic 1.           |
| (2)    | Clock             | is powered down when the CLOCK_SUSPENDM register bit is logic 0 (default). |
| Fig 9. | Interf            | ace behavior when exiting UART mode  |

ISP1508A\_ISP1508B\_2

### 9.3 USB state transitions

A Hi-Speed USB peripheral, host or OTG device handles more than one electrical state as defined in *Universal Serial Bus Specification Rev. 2.0* and *On-The-Go Supplement to the USB 2.0 Specification Rev. 1.3*. The ISP1508 accommodates various states through register settings of the XCVRSELECT[1:0], TERMSELECT, OPMODE[1:0], DP\_PULLDOWN and DM\_PULLDOWN bits.

<u>Table 14</u> summarizes operating states. The values of register settings in <u>Table 14</u> will force resistor settings as also given in <u>Table 14</u>. Resistor setting signals are defined as follows:

- RPU\_DP\_EN enables the 1.5 kΩ pull-up resistor on DP
- RPD\_DP\_EN enables the 15 k $\Omega$  pull-down resistor on DP
- RPD\_DM\_EN enables the 15 kΩ pull-down resistor on DM
- HSTERM\_EN enables the 45  $\Omega$  termination resistors on DP and DM

It is up to the link to set the desired register settings.

 Table 14.
 Operating states and their corresponding resistor settings

| Signaling mode   | Register s              | Internal re    | Internal resistor settings |                     |                     |               |               |               |               |
|--|-------------------------|----------------|----------------------------|---------------------|---------------------|---------------|---------------|---------------|---------------|
|  | XCVR<br>SELECT<br>[1:0] | TERM<br>SELECT | OPMODE<br>[1:0]            | DP_<br>PULL<br>DOWN | DM_<br>PULL<br>DOWN | RPU_DP<br>_EN | RPD_DP<br>_EN | RPD_<br>DM_EN | HSTERM_<br>EN |
| General settings                                       |                         |                |                            |                     |                     |               |               |               |               |
| 3-state drivers  | XXb                     | Xb             | 01b                        | Xb                  | Xb                  | 0b            | 0b            | 0b            | 0b            |
| Power-up or V <sub>BUS</sub> < V <sub>B_SESS_END</sub> | 01b                     | 0b             | 00b                        | 1b                  | 1b                  | 0b            | 1b            | 1b            | 0b            |
| Host settings  |                         |                |                            |                     |                     |               |               |               |               |
| Host chirp   | 00b                     | 0b             | 10b                        | 1b                  | 1b                  | 0b            | 1b            | 1b            | 1b            |
| Host high-speed  | 00b                     | 0b             | 00b                        | 1b                  | 1b                  | 0b            | 1b            | 1b            | 1b            |
| Host full-speed  | X1b                     | 1b             | 00b                        | 1b                  | 1b                  | 0b            | 1b            | 1b            | 0b            |
| Host high-speed or full-speed suspend                  | 01b                     | 1b             | 00b                        | 1b                  | 1b                  | 0b            | 1b            | 1b            | 0b            |
| Host high-speed or full-speed resume                   | 01b                     | 1b             | 10b                        | 1b                  | 1b                  | 0b            | 1b            | 1b            | 0b            |
| Host low-speed   | 10b                     | 1b             | 00b                        | 1b                  | 1b                  | 0b            | 1b            | 1b            | 0b            |
| Host low-speed suspend                                 | 10b                     | 1b             | 00b                        | 1b                  | 1b                  | 0b            | 1b            | 1b            | 0b            |
| Host low-speed resume                                  | 10b                     | 1b             | 10b                        | 1b                  | 1b                  | 0b            | 1b            | 1b            | 0b            |
| Host Test J or Test K                                  | 00b                     | 0b             | 10b                        | 1b                  | 1b                  | 0b            | 1b            | 1b            | 1b            |
| Peripheral settings                                    |                         |                |                            |                     |                     |               |               |               |               |
| Peripheral chirp                                       | 00b                     | 1b             | 10b                        | 0b                  | 0b                  | 1b            | 0b            | 0b            | 0b            |
| Peripheral<br>high-speed                               | 00b                     | 0b             | 00b                        | 0b                  | 0b                  | 0b            | 0b            | 0b            | 1b            |
| Peripheral full-speed                                  | 01b                     | 1b             | 00b                        | 0b                  | 0b                  | 1b            | 0b            | 0b            | 0b            |

ISP1508A\_ISP1508B\_2

### **NXP Semiconductors**

# ISP1508A; ISP1508B

**ULPI HS USB OTG transceiver** 

| Signaling mode   | Register settings       |                |                 |                     |                     | Internal resistor settings |               |               |               |
|--|-------------------------|----------------|-----------------|---------------------|---------------------|----------------------------|---------------|---------------|---------------|
|  | XCVR<br>SELECT<br>[1:0] | TERM<br>SELECT | OPMODE<br>[1:0] | DP_<br>PULL<br>DOWN | DM_<br>PULL<br>DOWN | RPU_DP<br>_EN              | RPD_DP<br>_EN | RPD_<br>DM_EN | HSTERM_<br>EN |
| Peripheral<br>high-speed or<br>full-speed suspend                | 01b                     | 1b             | 00b             | 0b                  | Ob                  | 1b                         | Ob            | Ob            | Ob            |
| Peripheral<br>high-speed or<br>full-speed resume                 | 01b                     | 1b             | 10b             | 0b                  | Ob                  | 1b                         | 0b            | Ob            | Ob            |
| Peripheral Test J or<br>Test K                                   | 00b                     | 0b             | 10b             | 0b                  | 0b                  | 0b                         | 0b            | 0b            | 1b            |
| OTG settings   |                         |                |                 |                     |                     |                            |               |               |               |
| OTG device<br>peripheral chirp                                   | 00b                     | 1b             | 10b             | 0b                  | 1b                  | 1b                         | 0b            | 1b            | 0b            |
| OTG device<br>peripheral<br>high-speed                           | 00b                     | 0b             | 00b             | 0b                  | 1b                  | 0b                         | 0b            | 1b            | 1b            |
| OTG device<br>peripheral full-speed                              | 01b                     | 1b             | 00b             | 0b                  | 1b                  | 1b                         | 0b            | 1b            | 0b            |
| OTG device<br>peripheral<br>high-speed and<br>full-speed suspend | 01b                     | 1b             | 00b             | 0b                  | 1b                  | 1b                         | Ob            | 1b            | Ob            |
| OTG device<br>peripheral<br>high-speed and<br>full-speed resume  | 01b                     | 1b             | 10b             | 0b                  | 1b                  | 1b                         | Ob            | 1b            | Ob            |
| OTG device<br>peripheral Test J or<br>Test K                     | 00b                     | Ob             | 10b             | 0b                  | 1b                  | Ob                         | Ob            | 1b            | 1b            |

#### Table 14. Operating states and their corresponding resistor settings ... continued

ISP1508A\_ISP1508B\_2

### **10. Protocol description**

### **10.1 ULPI references**

The ISP1508 provides an 8-pin or 12-pin ULPI interface to communicate with the link. It is highly recommended that users of the ISP1508 read *UTMI+ Specification Rev. 1.0* and *UTMI+ Low Pin Interface (ULPI) Specification Rev. 1.1*.

#### 10.2 TXCMD and RXCMD

Commands between the ISP1508 and the link are described in the following subsections.

#### 10.2.1 TXCMD

By default, the link must drive the ULPI bus to its idle state of 00h. To send commands and USB packets, the link drives a nonzero value on DATA[7:0] to the ISP1508 by sending a byte called TXCMD. Commands include USB packet transmissions, and register reads and writes. Once the TXCMD is interpreted and accepted by the ISP1508, the NXT signal is asserted and the link can follow up with the required number of data bytes. The TXCMD byte format is given in Table 15. Any values other than those in Table 15 are illegal and will result in undefined behavior.

Various TXCMD packet and register sequences are given in later sections.

| Command<br>type name  | Command code<br>DATA[7:6] | Command payload<br>DATA[5:0] | Command<br>name | Command description  |
|-----------------------|---------------------------|------------------------------|-----------------|--|
| Idle                  | 00b                       | 00 0000b                     | NOOP            | No operation. 00h is the idle value of the data bus. The link must drive NOOP by default.  |
| Packet<br>transmit    | 01b                       | 00 0000b NOPID               |                 | Transmit USB data that does not have a PID, such as<br>chirp and resume signaling. The ISP1508 starts<br>transmitting only after accepting the next data byte. |
|                       |                           | 00 XXXXb                     | PID             | Transmit USB packet. DATA[3:0] indicates USB packet identifier PID[3:0].   |
| Register 10b<br>write |                           | 10 1111b                     | EXTW            | Extended register write command (optional). The 8-bit address must be provided after the command is accepted.  |
|                       |                           | XX XXXXb                     | REGW            | Register write command with 6-bit immediate address.   |
| Register 11b<br>read  |                           | 10 1111b                     | EXTR            | Extended register read command (optional). The 8-bit address must be provided after the command is accepted.   |
|                       |                           | XX XXXXb                     | REGR            | Register read command with 6-bit immediate address.  |

#### Table 15. TXCMD byte format

#### 10.2.2 RXCMD


The ISP1508 communicates status information to the link by asserting DIR and sending an RXCMD byte on the data bus. The RXCMD data byte format follows *UTMI+ Low Pin Interface (ULPI) Specification Rev. 1.1* and is given in Table 16.

ISP1508A\_ISP1508B\_2

**ULPI HS USB OTG transceiver** 

The ISP1508 will automatically send an RXCMD whenever there is a change in any of the RXCMD data fields. The link must be able to accept an RXCMD at any time; including single RXCMDs, back-to-back RXCMDs, and RXCMDs at any time during USB receive packets when NXT is LOW. An example is shown in Figure 10. For details and diagrams, refer to UTMI+ Low Pin Interface (ULPI) Specification Rev. 1.1.

| Table 1 | 6. RXCMD by            | rte format   |
|---------|------------------------|--|
| DATA    | Name                   | Description and value  |
| 1 to 0  | LINESTATE              | LINESTATE signals: For a definition of LINESTATE, see <u>Section 10.2.2.1</u> .<br>DATA0 — LINESTATE0<br>DATA1 — LINESTATE1  |
| 3 to 2  | $V_{\text{BUS}}$ state | <b>Encoded V<sub>BUS</sub> voltage state</b> : For an explanation of the V <sub>BUS</sub> state, see Section 10.2.2.2.   |
| 5 to 4  | RxEvent                | Encoded USB event signals: For an explanation of RxEvent, see Section 10.2.2.4.  |
| 6       | ID                     | Reflects the value of the ID pin. Valid 50 ms after ID_PULLUP is set to logic 1.   |
| 7       | ALT_INT                | By default, this signal is not used and is not needed in typical designs. Optionally, the link can enable the BVALID_RISE and/or BVALID_FALL bits in the Power Control register. Corresponding changes in BVALID will cause an RXCMD to be sent to the link with the ALT_INT bit asserted. |



#### 10.2.2.1 Linestate encoding

LINESTATE[1:0] reflects the current state of DP and DM. Whenever the ISP1508 detects a change in DP or DM, an RXCMD will be sent to the link with the new LINESTATE[1:0] value. The value given on LINESTATE[1:0] depends on the setting of various registers.

<u>Table 17</u> shows the LINESTATE[1:0] encoding for upstream facing ports, which applies to peripherals. <u>Table 18</u> shows the LINESTATE[1:0] encoding for downstream facing ports, which applies to host controllers. Dual-role devices must choose the correct table, depending on whether it is in peripheral or host mode.

ISP1508A\_ISP1508B\_2

ULPI HS USB OTG transceiver

| $DP_PULLDOWN = 0.00$ |    |            |            |   |
|----------------------|----|------------|------------|---|
| Mode                 |    | Full-speed | High-speed | Chirp   |
| XCVRSELECT[1:0]      |    | 01, 11     | 00         | 00  |
| TERMSELECT           |    | 1          | 0          | 1   |
| LINESTATE[1:0]       | 00 | SE0        | squelch    | squelch                                       |
|                      | 01 | FS-J       | !squelch   | !squelch and HS_Differential_Receiver_Output  |
|                      | 10 | FS-K       | invalid    | !squelch and !HS_Differential_Receiver_Output |
|                      | 11 | SE1        | invalid    | invalid                                       |

### Table 17. LINESTATE[1:0] encoding for upstream facing ports: peripheral

[1] !squelch indicates inactive squelch. !HS\_Differential\_Receiver\_Output indicates inactive HS\_Differential\_Receiver\_Output.

| Mode            |    | Low-speed | Full-speed | High-speed   | Chirp   |
|-----------------|----|-----------|------------|--------------|---|
| XCVRSELECT[1:0] |    | 10        | 01, 11     | 00           | 00  |
| TERMSELECT      |    | 1         | 1          | 0            | 0   |
| OPMODE[1:0]     |    | Х         | Х          | 00, 01 or 11 | 10  |
| LINESTATE[1:0]  | 00 | SE0       | SE0        | squelch      | squelch                                       |
|                 | 01 | LS-K      | FS-J       | !squelch     | !squelch and HS_Differential_Receiver_Output  |
|                 | 10 | LS-J      | FS-K       | invalid      | !squelch and !HS_Differential_Receiver_Output |
|                 | 11 | SE1       | SE1        | invalid      | invalid                                       |
|                 |    |           |            |              |   |

# Table 18. LINESTATE[1:0] encoding for downstream facing ports: host DP\_PULLDOWN and DM\_PULLDOWN = 1.[1]

[1] !squelch indicates inactive squelch. !HS\_Differential\_Receiver\_Output indicates inactive HS\_Differential\_Receiver\_Output.

#### 10.2.2.2 $V_{BUS}$ state encoding

USB devices must monitor the  $V_{BUS}$  voltage for purposes such as overcurrent detection, starting a session and SRP. The  $V_{BUS}$  state field in the RXCMD is an encoding of the voltage level on  $V_{BUS}$ .

The SESS\_END and SESS\_VLD indicators in the V<sub>BUS</sub> state are directly taken from internal comparators built-in to the ISP1508, and encoded as shown in <u>Table 16</u> and <u>Table 19</u>.

#### Table 19. Encoded V<sub>BUS</sub> voltage state


| Value | V <sub>BUS</sub> voltage                           | SESS_END | SESS_VLD | A_VBUS_VLD |
|-------|--|----------|----------|------------|
| 00    | $V_{BUS} < V_{B\_SESS\_END}$                       | 1        | 0        | 0          |
| 01    | $V_{B\_SESS\_END} \leq V_{BUS} < V_{A\_SESS\_VLD}$ | 0        | 0        | 0          |
| 10    | $V_{A\_SESS\_VLD} \leq V_{BUS} < V_{A\_VBUS\_VLD}$ | Х        | 1        | 0          |
| 11    | $V_{BUS} \geq V_{A\_VBUS\_VLD}$                    | Х        | Х        | 1          |

The A\_VBUS\_VLD indicator in the V<sub>BUS</sub> state provides several options and must be configured based on current draw requirements. A\_VBUS\_VLD can input from one or more V<sub>BUS</sub> voltage indicators, as shown in Figure 11.

A description on how to use and select the  $V_{BUS}$  state encoding is given in Section 10.2.2.3.

ISP1508A\_ISP1508B\_2
Product data sheet

**ULPI HS USB OTG transceiver** 



#### 10.2.2.3 Using and selecting the V<sub>BUS</sub> state encoding

The V<sub>BUS</sub> state encoding is shown in <u>Table 16</u>. The ISP1508 will send an RXCMD to the link whenever there is a change in the V<sub>BUS</sub> state. To receive V<sub>BUS</sub> state updates, the link must first enable the corresponding interrupts in the USB Interrupt Enable Rising and USB Interrupt Enable Falling registers.

The link can use the  $V_{BUS}$  state to monitor  $V_{BUS}$  and take appropriate action. <u>Table 20</u> shows the recommended usage for typical applications.

| Application         | A_VBUS_VLD | SESS_VLD | SESS_END |
|---------------------|------------|----------|----------|
| Standard host       | yes        | no       | no       |
| Standard peripheral | no         | yes      | no       |
| OTG A-device        | yes        | yes      | no       |
| OTG B-device        | no         | yes      | yes      |

#### Table 20. V<sub>BUS</sub> indicators in RXCMD required for typical applications

**Standard USB host controllers:** For standard hosts, the system must be able to provide 500 mA on  $V_{BUS}$  in the range of 4.75 V to 5.25 V. An external circuit must be used to detect overcurrent conditions. If the external overcurrent detector provides a digital fault signal, then the fault signal must be connected to the ISP1508 FAULT input pin, and the link must do the following:

- 1. Set the IND\_COMPL bit in the Interface Control register to logic 0 or logic 1, depending on the polarity of the external fault signal.
- 2. Set the USE\_EXT\_VBUS\_IND bit in the OTG Control register to logic 1.
- 3. If it is not necessary to qualify the fault indicator with the internal A\_VBUS\_VLD comparator, set the IND\_PASSTHRU bit in the Interface Control register to logic 1.

**Standard USB peripheral controllers:** Standard peripherals must be able to detect when  $V_{BUS}$  is at a sufficient level for operation. SESS\_VLD must be enabled to detect the start and end of USB peripheral operations. Detection of A\_VBUS\_VLD and SESS\_END thresholds is not needed for standard peripherals.

| ISP1508A_ISP1508B_ | 2     |
|--------------------|-------|
| Product data       | sheet |

**ULPI HS USB OTG transceiver** 

**OTG devices:** When an OTG device is configured as an OTG A-device, it must be able to provide a minimum of 8 mA on  $V_{BUS}$ . If the OTG A-device provides less than 100 mA, then there is no need for an overcurrent detection circuit because the internal A\_VBUS\_VLD comparator is sufficient. If the OTG A-device provides more than 100 mA on  $V_{BUS}$ , an overcurrent detector must be used and <u>Section "Standard USB host controllers"</u> applies. The OTG A-device also uses SESS\_VLD to detect when an OTG A-device is initiating  $V_{BUS}$  pulsing SRP.

When an OTG device is configured as an OTG B-device, SESS\_VLD must be used to detect when  $V_{BUS}$  is at a sufficient level for operation. SESS\_END must be used to detect when  $V_{BUS}$  has dropped to a LOW level, allowing the B-device to safely initiate  $V_{BUS}$  pulsing SRP.

#### 10.2.2.4 RxEvent encoding

The RxEvent field (see <u>Table 21</u>) of the RXCMD informs the link of information related packets received on the USB bus. RxActive and RxError are defined in *USB 2.0 Transceiver Macrocell Interface (UTMI) Specification Ver. 1.05.* HostDisconnect is defined in *UTMI+ Specification Rev. 1.0.* A short definition is also given in the following subsections.

#### Table 21. Encoded USB event signals

| Value | RxActive | RxError | HostDisconnect |
|-------|----------|---------|----------------|
| 00    | 0        | 0       | 0              |
| 01    | 1        | 0       | 0              |
| 11    | 1        | 1       | 0              |
| 10    | Х        | Х       | 1              |

**RxActive:** When the ISP1508 has detected a SYNC pattern on the USB bus, it signals an RxActive event to the link. An RxActive event can be communicated using two methods. The first method is for the ISP1508 to simultaneously assert DIR and NXT. The second method is for the ISP1508 to send an RXCMD to the link with the RxActive field in the RxEvent bits set to logic 1. The link must be capable of detecting both methods. RxActive frames the receive packet from the first byte to the last byte.

The link must assume that RxActive is set to logic 0 when indicated in an RXCMD or when DIR is de-asserted, whichever occurs first.

The link uses RxActive to time high-speed packets and ensure that bus turnaround times are met. For more information on the USB packet timing, see Section 10.5.1.


**RxError:** When the ISP1508 has detected an error while receiving a USB packet, it de-asserts NXT and sends an RXCMD with the RxError field set to logic 1. The received packet is no longer valid and must be dropped by the link.

**HostDisconnect:** HostDisconnect is encoded into the RxEvent field of the RXCMD. HostDisconnect is valid only when the ISP1508 is configured as a host (both DP\_PULLDOWN and DM\_PULLDOWN are set to logic 1), and indicates to the host controller when a peripheral is connected (0b) or disconnected (1b). The host controller must enable HostDisconnect by setting the HOST\_DISCON\_R and HOST\_DISCON\_F bits in the USB Interrupt Enable Rising and USB Interrupt Enable Falling registers, respectively. Changes in HostDisconnect will cause the PHY to send an RXCMD to the link with the updated value.

ISP1508A\_ISP1508B\_2

### 10.3 Register read and write operations

Figure 12 shows register read and write sequences. The ISP1508 supports immediate addressing and extended addressing register operations. Extended register addressing is optional for links. Note that register operations will be aborted if the ISP1508 asserts DIR during the operation. When a register operation is aborted, the link must retry until successful. For more information on register operations, refer to *UTMI+ Low Pin Interface (ULPI) Specification Rev. 1.1*.



#### 10.4 USB reset and high-speed detection handshake (chirp)

Figure 13 shows the sequence of events for USB reset and high-speed detection handshake (chirp). The sequence is shown for hosts and peripherals. Figure 13 does not show all RXCMD updates, and timing is not to scale. The sequence is as follows:

1. USB reset: The host detects a peripheral attachment as low-speed if DM is HIGH and as full-speed if DP is HIGH. If a host detects a low-speed peripheral, it does not follow the remainder of this protocol. If a host detects a full-speed peripheral, it resets the peripheral by writing to the Function Control register and setting XCVRSELECT[1:0] = 00b (high-speed) and TERMSELECT = 0b that drives SE0 on the bus (DP and DM connected to ground through 45  $\Omega$ ). The host also sets OPMODE[1:0] = 10b for correct chirp transmit and receive. The start of SE0 is labeled T<sub>0</sub>.

**Remark:** To receive chirp signaling, the host must also consider the high-speed differential receiver output. The host controller must interpret LINESTATE as shown in Table 18.

- 2. High-speed detection handshake (chirp)
  - a. Peripheral chirp: After detecting SE0 for no less than 2.5 μs, if the peripheral is capable of high-speed, it sets XCVRSELECT[1:0] to 00b (high-speed) and OPMODE[1:0] to 10b (chirp). The peripheral immediately follows this with a TXCMD (NOPID), transmitting a Chirp K for no less than 1 ms and ending no more

ISP1508A\_ISP1508B\_2

**ULPI HS USB OTG transceiver** 

than 7 ms after reset time  $T_0$ . If the peripheral is in low-power mode, it must wake up its clock within 5.6 ms, leaving 200  $\mu$ s for the link to start transmitting the Chirp K, and 1.2 ms for the Chirp K to complete (worst case with 10 % slow clock).

- b. Host chirp: If the host does not detect the peripheral chirp, it must continue asserting SE0 until the end of reset. If the host detects the peripheral Chirp K for no less than 2.5  $\mu$ s, then no more than 100  $\mu$ s after the bus leaves the Chirp K state, the host sends a TXCMD (NOPID) with an alternating sequence of Chirp Ks and Js. Each Chirp K or Chirp J must last no less than 40  $\mu$ s and no longer than 60  $\mu$ s.
- c. High-speed idle: The peripheral must detect a minimum of Chirp K-J-K-J. Each Chirp K and Chirp J must be detected for at least 2.5  $\mu$ s. After seeing that minimum sequence, the peripheral sets TERMSELECT = 0b and OPMODE[1:0] = 00b. The peripheral is now in high-speed mode and sees !squelch (01b on LINESTATE). When the peripheral sees squelch (10b on LINESTATE), it knows that the host has completed chirp and waits for Hi-Speed USB traffic to begin. After transmitting the chirp sequence, the host changes OPMODE[1:0] to 00b and begins sending USB packets.


For more information, refer to UTMI+ Low Pin Interface (ULPI) Specification Rev. 1.1.

ISP1508A\_ISP1508B\_2

# **NXP Semiconductors**

# ISP1508A; ISP1508B

**ULPI HS USB OTG transceiver** 




Product data sheet

Rev. 02 - 13 March 2008

**ULPI HS USB OTG transceiver** 

# 10.5 USB packet transmit and receive

An example of a packet transmit and receive is shown in <u>Figure 14</u>. For details on USB packets, refer to *UTMI+ Low Pin Interface (ULPI) Specification Rev. 1.1*.



## 10.5.1 USB packet timing

## 10.5.1.1 ISP1508 pipeline delays

The ISP1508 delays are shown in Table 22. For detailed description, refer to UTMI+ Low Pin Interface (ULPI) Specification Rev. 1.1, Section 3.8.2.6.2.

| Table 22. PHT pipeline dei | ays                  |                      |                     |
|----------------------------|----------------------|----------------------|---------------------|
| Parameter name             | High-speed PHY delay | Full-speed PHY delay | Low-speed PHY delay |
| RXCMD delay (J and K)      | 4                    | 4                    | 4                   |
| RXCMD delay (SE0)          | 4                    | 4 to 6               | 16 to 18            |
| TX start delay             | 1 to 2               | 6 to 10              | 74 to 75            |
| TX end delay (packets)     | 3 to 4               | not applicable       | not applicable      |
| TX end delay (SOF)         | 6 to 9               | not applicable       | not applicable      |
| RX start delay             | 5 to 6               | not applicable       | not applicable      |
| RX end delay               | 5 to 6               | 17 to 18             | 122 to 123          |
|                            |                      |                      |                     |

# Table 22. PHY pipeline delays


## 10.5.1.2 Allowed link decision time

The amount of clock cycles allocated to the link to respond to a received packet and correctly receive back-to-back packets is given in <u>Table 23</u>. Link designs must follow the values given in <u>Table 23</u> for correct USB system operation. Examples of high-speed packet sequences and timing are shown in <u>Figure 15</u> and <u>Figure 16</u>. For details, refer to *UTMI+ Low Pin Interface (ULPI) Specification Rev. 1.1, Section 3.8.2.6.3*.

ISP1508A\_ISP1508B\_2


| Table 25. Link ut                           | ecision times            |                          |                         |   |  |  |  |  |  |
|---|--------------------------|--------------------------|-------------------------|---|--|--|--|--|--|
| Packet sequence                             | High-speed<br>link delay | Full-speed<br>link delay | Low-speed<br>link delay | Definition  |  |  |  |  |  |
| Transmit-Transmit<br>(host only)            | 15 to 24                 | 7 to 18                  | 77 to 247               | Number of clocks a host link must wait before driving the TXCMD for the second packet.  |  |  |  |  |  |
|   |                          |                          |                         | In high-speed, the link starts counting from the assertion of STP for the first packet.   |  |  |  |  |  |
|   |                          |                          |                         | In full-speed, the link starts counting from the RXCMD, indicating LINESTATE has changed from SE0 to J for the first packet. The timing given ensures inter-packet delays of 2 bit times to 6.5 bit times.                |  |  |  |  |  |
| Receive-Transmit<br>(host or                | 1 to 14                  | 7 to 18                  | 77 to 247               | Number of clocks the link must wait before driving the TXCMD for the transmit packet.   |  |  |  |  |  |
| peripheral)                                 |                          |                          |                         | In high-speed, the link starts counting from the end of the receive packet; de-assertion of DIR or an RXCMD, indicating RxActive is LOW.  |  |  |  |  |  |
|   |                          |                          |                         | In full-speed or low-speed, the link starts counting from the RXCMD, indicating LINESTATE has changed from SE0 to J for the receive packet. The timing given ensures inter-packet delays of 2 bit times to 6.5 bit times. |  |  |  |  |  |
| Receive-Receive<br>(peripheral only)        | 1                        | 1                        | 1                       | Minimum number of clocks between consecutive receive packets. The link must be capable of receiving both packets.   |  |  |  |  |  |
| Transmit-Receive<br>(host or<br>peripheral) | 92                       | 80                       | 718                     | Host or peripheral transmits a packet and will time-out after<br>this amount of clock cycles if a response is not received. Any<br>subsequent transmission can occur after this time.                                     |  |  |  |  |  |

### Table 23. Link decision times



ISP1508A\_ISP1508B\_2

**ULPI HS USB OTG transceiver** 




## 10.6 Preamble

Preamble packets are headers to low-speed packets that must travel over a full-speed bus, between a host and a hub. To enter preamble mode, the link sets XCVRSELECT[1:0] = 11b in the Function Control register. When in preamble mode, the ISP1508 operates just as in full-speed mode, and sends all data with the full-speed rise time and fall time. Whenever the link transmits a USB packet in preamble mode, the ISP1508 will automatically send a preamble header at full-speed bit rate before sending the link packet at low-speed bit rate. The ISP1508 will ensure a minimum gap of four full-speed bit times between the last bit of the full-speed PRE PID and the first bit of the low-speed packet SYNC. The ISP1508 will drive a J for at least one full-speed bit time after sending the PRE PID, after which the pull-up resistor can hold the J state on the bus. An example transmit packet is shown in Figure 17.

In preamble mode, the ISP1508 can also receive low-speed packets from the full-speed bus.

**ULPI HS USB OTG transceiver** 



# 10.7 USB suspend and resume

# 10.7.1 Full-speed or low-speed host-initiated suspend and resume

Figure 18 illustrates how a host or a hub places a full-speed or low-speed peripheral into suspend and sometime later initiates resume signaling to wake-up the downstream peripheral. Note that Figure 18 timing is not to scale, and does not show all RXCMD LINESTATE updates.

The sequence of events for a host and a peripheral, both with ISP1508, is as follows:


- 1. Idle: Initially, the host and the peripheral are idle. The host has its 15 k $\Omega$  pull-down resistors enabled (DP\_PULLDOWN and DM\_PULLDOWN are set to 1b) and 45  $\Omega$  terminations disabled (TERMSELECT is set to 1b). The peripheral has the 1.5 k $\Omega$  pull-up resistor connected to DP for full-speed or DM for low-speed (TERMSELECT is set to 1b).
- Suspend: When the peripheral sees no bus activity for 3 ms, it enters the suspend state. The peripheral link places the PHY into low-power mode by clearing the SUSPENDM bit in the Function Control register, causing the PHY to draw only suspend current. The host may or may not be powered down.
- 3. Resume K: When the host wants to wake up the peripheral, it sets OPMODE[1:0] to 10b and transmits a K for at least 20 ms. The peripheral link sees the resume K on LINESTATE, and asserts STP to wake up the PHY.
- 4. EOP: When STP is asserted, the ISP1508 on the host side automatically appends an EOP of two bits of SE0 at low-speed bit rate followed by one bit of J. The ISP1508 on the host side knows to add the EOP because DP\_PULLDOWN and DM\_PULLDOWN are set to 1b for a host. After the EOP is completed, the host link sets OPMODE[1:0] to 00b for normal operation. The peripheral link sees the EOP and also resumes normal operation.

ISP1508A\_ISP1508B\_2
Product data sheet

# **NXP Semiconductors**

# ISP1508A; ISP1508B

**ULPI HS USB OTG transceiver** 



# 10.7.2 High-speed suspend and resume

Figure 19 illustrates how a host or a hub places a high-speed enabled peripheral into suspend and then initiates resume signaling. The high-speed peripheral will wake up and return to high-speed operations. Note that Figure 19 timing is not to scale, and does not show all RXCMD LINESTATE updates.

ISP1508A\_ISP1508B\_2

The sequence of events related to a host and a peripheral, both with ISP1508, is as follows.


- 1. High-speed idle: Initially, the host and the peripheral are idle. The host has its 15 k $\Omega$  pull-down resistors enabled (DP\_PULLDOWN and DM\_PULLDOWN are set to 1b) and 45  $\Omega$  terminations enabled (TERMSELECT is set to 0b). The peripheral has its 45  $\Omega$  terminations enabled (TERMSELECT is set to 0b).
- 2. Full-speed suspend: When the peripheral sees no bus activity for 3 ms, it enters the suspend state. The peripheral link places the ISP1508 into full-speed mode (XCVRSELECT is set to 01b), removes 45  $\Omega$  terminations, and enables the 1.5 k $\Omega$  pull-up resistor on DP (TERMSELECT is set to 1b). The peripheral link then places the ISP1508 into low-power mode by setting SUSPENDM, causing the ISP1508 to draw only suspend current. The host also changes the ISP1508 to full-speed (XCVRSELECT is set to 01b), removes 45  $\Omega$  terminations (TERMSELECT is set to 1b), and then may or may not be powered down.
- 3. Resume K: When the host wants to wake up the peripheral, it sets OPMODE to 10b and transmits a full-speed K for at least 20 ms. The peripheral link sees the resume K (10b) on LINESTATE, and asserts STP to wake up the ISP1508.
- 4. High-speed traffic: The host link sets high-speed (XCVRSELECT is set to 00b), and enables its 45  $\Omega$  terminations (TERMSELECT is set to 0b). The peripheral link sees SE0 on LINESTATE and also sets high-speed (XCVRSELECT is set to 00b), and enables its 45  $\Omega$  terminations (TERMSELECT is set to 0b). The host link sets OPMODE to 00b for normal high-speed operation.

ISP1508A\_ISP1508B\_2

# **NXP Semiconductors**

# ISP1508A; ISP1508B

**ULPI HS USB OTG transceiver** 



Product data sheet

## 10.7.3 Remote wake-up

The ISP1508 supports peripherals that initiate remote wake-up resume. When placed into USB suspend, the peripheral link remembers at what speed it was originally operating. Depending on the original speed, the link follows one of the protocols detailed here. In Figure 20, timing is not to scale, and not all RXCMD LINESTATE updates are shown.


The sequence of events related to a host and a peripheral, both with ISP1508, is as follows:

- 1. Both the host and the peripheral are assumed to be in low-power mode.
- 2. The peripheral begins remote wake-up by re-enabling its clock and setting its SUSPENDM bit to 1b.
- 3. The peripheral begins driving K on the bus to signal resume. Note that the peripheral link must assume that LINESTATE is K (01b) while transmitting because it will not receive any RXCMDs.
- 4. The host recognizes the resume, re-enables its clock and sets its SUSPENDM bit.
- 5. The host takes over resume driving within 1 ms of detecting the remote wake-up.
- 6. The peripheral stops driving resume.
- 7. The peripheral sees the host continuing to drive the resume.
- 8. The host stops driving resume and the ISP1508 automatically adds the EOP to the end of the resume. The peripheral recognizes the EOP as the end of resume.
- Both the host and the peripheral revert to normal operation by writing 00b to OPMODE. If the host or the peripheral was previously in high-speed mode, it must revert to high-speed before the SE0 of the EOP is completed. This can be achieved by writing XCVRSELECT[1:0] = 00b and TERMSELECT = 0b after LINESTATE indicates SE0.

# **NXP Semiconductors**

# ISP1508A; ISP1508B

**ULPI HS USB OTG transceiver** 




# 10.8 No automatic SYNC and EOP generation (optional)

This setting allows the link to turn off the automatic SYNC and EOP generation, and must be used for high-speed packets only. It is provided for backward compatibility with legacy controllers that include SYNC and EOP bytes in the data payload when transmitting packets. The ISP1508 will not automatically generate SYNC and EOP patterns when OPMODE[1:0] is set to 11b. The ISP1508 will still NRZI encode data and perform bit stuffing. An example of a sequence is shown in Figure 21. The link must always send packets using the TXCMD (NOPID) type. The ISP1508 does not provide a mechanism to control bit stuffing in individual bytes, but will automatically turn off bit stuffing for EOP when STP is asserted with data set to FEh. If data is set to 00h when STP is asserted, the

ISP1508A\_ISP1508B\_2
Product data sheet

Rev. 02 — 13 March 2008

PHY will not transmit any EOP. The ISP1508 will also detect if the PID byte is A5h, indicating an SOF packet, and automatically send a long EOP when STP is asserted. To transmit chirp and resume signaling, the link must set OPMODE to 10b.



# 10.9 On-The-Go operations

On-The-Go (OTG) is a supplement to *Universal Serial Bus Specification Rev. 2.0* that allows a portable USB device to assume the role of a limited USB host by defining improvements, such as a small connector and low power. Non-portable devices, such as standard hosts and embedded hosts, can also benefit from OTG features.

The ISP1508 OTG PHY is designed to support all the tasks specified in the OTG supplement. The ISP1508 provides the front end analog support for Host Negotiation Protocol (HNP) and Session Request Protocol (SRP) for dual-role devices. The supporting components include:

- Voltage comparators
  - A\_VBUS\_VLD
  - SESS\_VLD (session valid, can be used for both A-session and B-session valid)
  - SESS\_END (session end)
- Pull-up and pull-down resistors on DP and DM
- ID detector indicates if micro-A or micro-B plug is inserted
- Charge and discharge resistors on V<sub>BUS</sub>

The following subsections describe how to use the ISP1508 OTG components.

ISP1508A\_ISP1508B\_2
Product data sheet

## **10.9.1 OTG comparators**

The ISP1508 provides comparators that conform to *On-The-Go Supplement to the USB 2.0 Specification Rev. 1.3* requirements of  $V_{A\_VBUS\_VLD}$ ,  $V_{A\_SESS\_VLD}$ ,  $V_{B\_SESS\_VLD}$  and  $V_{B\_SESS\_END}$ . In this data sheet,  $V_{A\_SESS\_VLD}$  and  $V_{B\_SESS\_VLD}$  are combined into  $V_{A\_SESS\_VLD}$ . Comparators are described in <u>Section 8.7.2</u>. Changes in comparator values are communicated to the link by RXCMDs as described in <u>Section 10.2.2.2</u>. Control over comparators is described in <u>Section 11.5</u> to <u>Section 11.8</u>.

# 10.9.2 Pull-up and pull-down resistors

The USB resistors on DP and DM can be used to initiate data-line pulsing SRP. The link must set the required bus state using the mode settings in <u>Table 14</u>.

# 10.9.3 ID detection

The ISP1508 provides an internal pull-up resistor to sense the value of the ID pin. The pull-up resistor must first be enabled by setting the ID\_PULLUP register bit to logic 1. If the value on ID has changed, the ISP1508 will send an RXCMD or interrupt to the link by time  $t_{ID}$ . If the link does not receive any RXCMD or interrupt by  $t_{ID}$ , then the ID value has not changed.

## 10.9.4 V<sub>BUS</sub> charge and discharge resistors

A pull-up resistor,  $R_{UP(VBUS)}$ , is provided to perform  $V_{BUS}$  pulsing SRP. A B-device is allowed to charge  $V_{BUS}$  above the session valid threshold to request the host to turn on the  $V_{BUS}$  power.

A pull-down resistor,  $R_{DN(VBUS)}$ , is provided for a B-device to discharge  $V_{BUS}$ . This is done whenever the A-device turns off the  $V_{BUS}$  power; the B-device can use the pull-down resistor to ensure  $V_{BUS}$  is below  $V_{B SESS END}$  before starting a session.

For details, refer to On-The-Go Supplement to the USB 2.0 Specification Rev. 1.3.

## 10.10 Serial modes

The ISP1508 supports both 6-pin serial mode and 3-pin serial mode, controlled by bits 6PIN\_FSLS\_SERIAL and 3PIN\_FSLS\_SERIAL of the Interface Control register. For details, refer to *UTMI+ Low Pin Interface (ULPI) Specification Rev. 1.1, Section 3.10.* 

Figure 22 and Figure 23 provide example of 6-pin serial mode and 3-pin serial mode, respectively.

ISP1508A\_ISP1508B\_2

# **NXP Semiconductors**

# ISP1508A; ISP1508B

**ULPI HS USB OTG transceiver** 





Fig 22. Example of transmit followed by receive in 6-pin serial mode



ISP1508A\_ISP1508B\_2

# **10.11** Aborting transfers

The ISP1508 supports aborting transfers on the ULPI bus. For details, refer to UTMI+ Low *Pin Interface (ULPI) Specification Rev. 1.1, Section 3.8.4.* 

# 10.12 Avoiding contention on the ULPI data bus

Because the ULPI data bus is bidirectional, avoid situations in which both the link and the PHY simultaneously drive the data bus.

The following points must be considered while implementing the data bus drive control on the link.

After power-up and clock stabilization, default states are as follows:

- The ISP1508 drives DIR to LOW.
- The data bus is input to the ISP1508.
- The ULPI link data bus is output, with all data bus lines driven to LOW.

When the ISP1508 wants to take control of the data bus to initiate a data transfer, it changes the DIR value from LOW to HIGH.

At this point, the link must disable its output buffers. This must be as fast as possible so the link must use a combinational path from DIR.

The ISP1508 will not immediately enable its output buffers, but will delay the enabling of its buffers until the next clock edge, avoiding bus contention.

When the data transfer is no longer required by the ISP1508, it changes DIR from HIGH to LOW and starts to immediately turn off its output drivers. The link senses the change of DIR from HIGH to LOW, but delays enabling its output buffers for one CLOCK cycle, avoiding data bus contention.

ISP1508A\_ISP1508B\_2

**ULPI HS USB OTG transceiver** 

# 11. Register map

| Table 24. Register map       |            |                 |        |      |      |                           |
|------------------------------|------------|-----------------|--------|------|------|---------------------------|
| Field name                   | Size (bit) | Address (6 bit) |        |      |      | References                |
|                              |            | R[1]            | W[2]   | S[3] | C[4] |                           |
| Vendor ID Low                | 8          | 00h             | -      | -    | -    | Section 11.1.1 on page 50 |
| Vendor ID High               | 8          | 01h             | -      | -    | -    | Section 11.1.2 on page 50 |
| Product ID Low               | 8          | 02h             | -      | -    | -    | Section 11.1.3 on page 51 |
| Product ID High              | 8          | 03h             | -      | -    | -    | Section 11.1.4 on page 51 |
| Function Control             | 8          | 04h to 06h      | 04h    | 05h  | 06h  | Section 11.2 on page 51   |
| Interface Control            | 8          | 07h to 09h      | 07h    | 08h  | 09h  | Section 11.3 on page 52   |
| OTG Control                  | 8          | 0Ah to 0Ch      | 0Ah    | 0Bh  | 0Ch  | Section 11.4 on page 53   |
| USB Interrupt Enable Rising  | 8          | 0Dh to 0Fh      | 0Dh    | 0Eh  | 0Fh  | Section 11.5 on page 54   |
| USB Interrupt Enable Falling | 8          | 10h to 12h      | 10h    | 11h  | 12h  | Section 11.6 on page 55   |
| USB Interrupt Status         | 8          | 13h             | -      | -    | -    | Section 11.7 on page 56   |
| USB Interrupt Latch          | 8          | 14h             | -      | -    | -    | Section 11.8 on page 56   |
| Debug                        | 8          | 15h             | -      | -    | -    | Section 11.9 on page 57   |
| Scratch                      | 8          | 16h to 18h      | 16h    | 17h  | 18h  | Section 11.10 on page 57  |
| Carkit Control               | 8          | 19h to 1Bh      | 19h    | 1Ah  | 1Bh  | Section 11.11 on page 57  |
| Reserved                     | 8          |                 | 1Ch to | 3Ch  |      | -                         |
| Power Control                | 8          | 3Dh to 3Fh      | 3Dh    | 3Eh  | 3Fh  | Section 11.12 on page 58  |

[1] Read (R): A register can be read. Read-only if this is the only mode given.

[2] Write (W): The pattern on the data bus will be written over all bits of a register.

[3] Set (S): The pattern on the data bus is OR-ed with and written to a register.

[4] Clear (C): The pattern on the data bus is a mask. If a bit in the mask is set, then the corresponding register bit will be set to zero (cleared).

# 11.1 Vendor ID and Product ID registers

## 11.1.1 Vendor ID Low register

Table 25 shows the bit description of the register.

Table 25. Vendor ID Low register (address R = 00h) bit description Legend: \* reset value

| Legenu | . Teset value          |        |       |   |
|--------|------------------------|--------|-------|---|
| Bit    | Symbol                 | Access | Value | Description   |
| 7 to 0 | VENDOR_ID<br>_LOW[7:0] | R      | CCh*  | Vendor ID Low: Lower byte of the NXP vendor ID supplied by USB-IF; fixed value of CCh |

# 11.1.2 Vendor ID High register

Table 26 shows the bit description of the register.

## Table 26. Vendor ID High register (address R = 01h) bit description

| Bit    | Symbol                  | Access | Value | Description  |
|--------|-------------------------|--------|-------|--|
| 7 to 0 | VENDOR_ID<br>_HIGH[7:0] | R      | 04h*  | Vendor ID High: Upper byte of the NXP vendor ID supplied by USB-IF; fixed value of 04h |

ISP1508A ISP1508B 2 **Product data sheet** 

# 11.1.3 Product ID Low register

The bit description of the Product ID Low register is given in Table 27.

|        | Table 27. Product ID Low register (address R = 02h) bit description           Legend: * reset value |        |       |  |  |  |  |
|--------|---|--------|-------|--|--|--|--|
| Bit    | Symbol  | Access | Value | Description  |  |  |  |
| 7 to 0 | PRODUCT_ID_   | R      | 08h*  | Product ID Low: Lower byte of the NXP product ID number; fixed |  |  |  |

# 11.1.4 Product ID High register

The bit description of the register is given in Table 28.

| Table 28.             | Product ID High register (address R = 03h) bit descrip | tion |  |  |  |  |
|-----------------------|--|------|--|--|--|--|
| Lagand: * rasat valua |  |      |  |  |  |  |

Legend: \* reset value

LOW[7:0]

| Bit    | Symbol                   | Access | Value | Description  |
|--------|--------------------------|--------|-------|--|
| 7 to 0 | PRODUCT_ID_<br>HIGH[7:0] | R      | 15h*  | <b>Product ID High</b> : Upper byte of the NXP product ID number; fixed value of 15h |

value of 08h

# **11.2 Function Control register**

This register controls UTMI function settings of the PHY. The bit allocation of the register is given in Table 29.

| Table 29. | Function Con | trol register (a | daress $R = 0$ | 94n to 06n, w | = 04n, S = 03 | n, C = 06n) b  | it allocation |           |
|-----------|--------------|------------------|----------------|---------------|---------------|----------------|---------------|-----------|
| Bit       | 7            | 6                | 5              | 4             | 3             | 2              | 1             | 0         |
| Symbol    | reserved     | SUSPEND<br>M     | RESET          | OPMO          | DE[1:0]       | TERM<br>SELECT | XCVRSE        | LECT[1:0] |
| Reset     | 0            | 1                | 0              | 0             | 0             | 0              | 0             | 1         |
| Access    | R/W/S/C      | R/W/S/C          | R/W/S/C        | R/W/S/C       | R/W/S/C       | R/W/S/C        | R/W/S/C       | R/W/S/C   |

# Table 29. Function Control register (address R = 04h to 06h, W = 04h, S = 05h, C = 06h) bit allocation

### Table 30. Function Control register (address R = 04h to 06h, W = 04h, S = 05h, C = 06h) bit description

| Bit | Symbol   | Description  |
|-----|----------|--|
| 7   | -        | reserved   |
| 6   | SUSPENDM | Suspend LOW: Active LOW PHY suspend.   |
|     |          | Places the PHY into low-power mode. The PHY will power-down all blocks, except the full-speed receiver, OTG comparators and ULPI interface pins.   |
|     |          | To come out of low-power mode, the link must assert STP. The PHY will automatically clear this bit when it exits low-power mode.                   |
|     |          | <b>0b</b> — Low-power mode   |
|     |          | 1b — Powered   |
| 5   | RESET    | Reset: Active HIGH transceiver reset.  |
|     |          | After the link sets this bit, the PHY will assert DIR and reset the digital core. This does not reset the ULPI interface or the ULPI register set. |
|     |          | When the reset is completed, the PHY will de-assert DIR and automatically clear this bit, followed by an RXCMD update to the link.                 |
|     |          | The link must wait for DIR to de-assert before using the ULPI bus.   |
|     |          | <b>0b</b> — Do not reset   |
|     |          | 1b — Reset   |

ISP1508A\_ISP1508B\_2

# **NXP Semiconductors**

# ISP1508A; ISP1508B

# **ULPI HS USB OTG transceiver**

| Table 30 | Function Contro | ol register (address R = 04h to 06h, W = 04h, S = 05h, C = 06h) bit descriptioncontinued  |
|----------|-----------------|---|
| Bit      | Symbol          | Description   |
| 4 to 3   | OPMODE[1:0]     | Operation Mode: Selects the required bit-encoding style during transmit.  |
|          |                 | <b>00b</b> — Normal operation   |
|          |                 | 01b — Non-driving   |
|          |                 | 10b — Disable bit-stuffing and NRZI encoding  |
|          |                 | 11b — Do not automatically add SYNC and EOP when transmitting; must be used only for<br>high-speed packets  |
| 2        | TERMSELECT      | <b>Termination Select</b> : Controls the internal 1.5 k $\Omega$ full-speed pull-up resistor and 45 $\Omega$ high-speed terminations. Control over bus resistors changes, depending on XCVRSELECT[1:0], OPMODE[1:0], DP_PULLDOWN and DM_PULLDOWN, as shown in <u>Table 14</u> . |
| 1 to 0   | XCVRSELECT      | Transceiver Select: Selects the required transceiver speed.   |
|          | [1:0]           | <b>00b</b> — Enable the high-speed transceiver  |
|          |                 | <b>01b</b> — Enable the full-speed transceiver  |
|          |                 | <b>10b</b> — Enable the low-speed transceiver   |
|          |                 | <b>11b</b> — Enable the full-speed transceiver for low-speed packets (full-speed preamble is automatically prefixed)  |

# 11.3 Interface Control register

The Interface Control register enables alternative interfaces. All of these modes are optional features provided for legacy link cores. Setting more than one of these fields results in undefined behavior. Table 31 provides the bit allocation of the register.

| Table 31. | Interface Control register (address R  | = 07h to 09h. W = 07l | S = 08h.    | C = 09h) bit allocation |
|-----------|--|-----------------------|-------------|-------------------------|
|           | interface centrer register (addresser) |                       | ., • – •••, |                         |

| Bit    | 7                 | 6                | 5             | 4        | 3                  | 2               | 1                    | 0                    |
|--------|-------------------|------------------|---------------|----------|--------------------|-----------------|----------------------|----------------------|
| Symbol | INTF_<br>PROT_DIS | IND_PASS<br>THRU | IND_<br>COMPL | reserved | CLOCK_<br>SUSPENDM | CARKIT_<br>MODE | 3PIN_FSLS<br>_SERIAL | 6PIN_FSLS<br>_SERIAL |
| Reset  | 0                 | 0                | 0             | 0        | 0                  | 0               | 0                    | 0                    |
| Access | R/W/S/C           | R/W/S/C          | R/W/S/C       | R/W/S/C  | R/W/S/C            | R/W/S/C         | R/W/S/C              | R/W/S/C              |

# ISP1508A; ISP1508B

# **ULPI HS USB OTG transceiver**

| Bit | Symbol           | Description   |
|-----|------------------|---|
| 7   | INTF_PROT_DIS    | <b>Interface Protect Disable</b> : Controls circuitry built into the ISP1508 to protect the ULPI interface when the link 3-states STP and DATA[7:0]. When this bit is enabled, the ISP1508 will automatically detect when the link stops driving STP. |
|     |                  | <b>0b</b> — Enables the interface protect circuit. The ISP1508 attaches a weak pull-up resistor on STP. If STP is unexpectedly HIGH, the ISP1508 attaches weak pull-down resistors on DATA[7:0], protecting data inputs.                              |
|     |                  | <b>1b</b> — Disables the interface protect circuit, detaches weak pull-down resistors on DATA[7:0], and a weak pull-up resistor on STP.   |
| 6   | IND_PASSTHRU     | <b>Indicator Pass-through</b> : Controls whether the complement output is qualified with the internal A_VBUS_VLD comparator before being used in the V <sub>BUS</sub> state in RXCMD.   |
|     |                  | <b>0b</b> — The complement output signal is qualified with the internal A_VBUS_VLD comparator.  |
|     |                  | <b>1b</b> — The complement output signal is not qualified with the internal A_VBUS_VLD comparator.  |
| 5   | IND_COMPL        | <b>Indicator Complement</b> : Informs the PHY to invert the FAULT input signal, generating the complement output.   |
|     |                  | <b>0b</b> — The ISP1508 will not invert the FAULT signal.   |
|     |                  | 1b — The ISP1508 will invert the FAULT signal.  |
| 4   | -                | reserved  |
| 3   | CLOCK_SUSPENDM   | Clock Suspend LOW: Active LOW clock suspend.  |
|     |                  | Powers down the internal clock circuitry only. By default, the clock will not be powered in 6-pin serial mode or 3-pin serial mode.   |
|     |                  | Valid only in 6-pin serial mode and 3-pin serial mode. Valid only when SUSPENDM is set to logic 1, otherwise this bit is ignored.   |
|     |                  | 0b — Clock will not be powered in 3-pin or 6-pin serial mode, or UART mode.   |
|     |                  | 1b — Clock will be powered in 3-pin and 6-pin serial mode, or UART mode.  |
| 2   | CARKIT_MODE      | <b>Carkit Mode</b> : Changes the ULPI interface to the carkit interface (UART mode). Bits TXD_EN and RXD_EN in the Carkit Control register must change as well. The PHY must automatically clear this bit when carkit mode is exited.                 |
|     |                  | <b>0b</b> — Disable carkit mode.  |
|     |                  | 1b — Enable carkit mode.  |
| 1   | 3PIN_FSLS_SERIAL | <b>3-Pin Full-Speed Low-Speed Serial Mode</b> : Changes the ULPI interface to a 3-bit serial interface. The ISP1508 will automatically clear this bit when 3-pin serial mode is exited.   |
|     |                  | 0b — Full-speed or low-speed packets are sent using the parallel interface.   |
|     |                  | <b>1b</b> — Full-speed or low-speed packets are sent using the 3-pin serial interface.  |
| 0   | 6PIN_FSLS_SERIAL | <b>6-Pin Full-Speed Low-Speed Serial Mode</b> : Changes the ULPI interface to a 6-bit serial interface. The ISP1508 will automatically clear this bit when 6-pin serial mode is exited.   |
|     |                  | 0b — Full-speed or low-speed packets are sent using the parallel interface.   |
|     |                  | 1b — Full-speed or low-speed packets are sent using the 6-pin serial interface.   |

# 11.4 OTG Control register

This register controls various OTG functions of the ISP1508. The bit allocation of the OTG Control register is given in Table 33.

ISP1508A\_ISP1508B\_2 Product data sheet

# **ULPI HS USB OTG transceiver**

#### OTG Control register (address R = 0Ah to 0Ch, W = 0Ah, S = 0Bh, C = 0Ch) bit allocation Table 33. Bit 7 6 5 4 3 2 1 0 Symbol DP PULL ID PULL USE EXT DRV reserved CHRG DISCHRG DM PULL VBUS IND VBUS EXT VBUS VBUS DOWN DOWN UP Reset 0 0 0 0 0 1 1 0 Access R/W/S/C R/W/S/C R/W/S/C R/W/S/C R/W/S/C R/W/S/C R/W/S/C R/W/S/C

#### OTG Control register (address R = 0Ah to 0Ch, W = 0Ah, S = 0Bh, C = 0Ch) bit description Table 34.

| Bit | Symbol               | Description  |
|-----|----------------------|--|
| 7   | USE_EXT_<br>VBUS_IND | <b>Use External V</b> <sub>BUS</sub> <b>Indicator</b> : Informs the PHY to use an external V <sub>BUS</sub> overcurrent indicator.<br><b>0b</b> — Use the internal OTG comparator.   |
|     |                      | <b>1b</b> — Use the external $V_{BUS}$ valid indicator signal input from the FAULT pin.  |
| 6   | DRV_VBUS_EXT         | Drive V <sub>BUS</sub> External: Controls the external charge pump or 5 V supply by the PSW_N pin.   |
|     |                      | <b>0b</b> — PSW_N is HIGH.   |
|     |                      | 1b — PSW_N to LOW.   |
| 5   | -                    | reserved   |
| 4   | CHRG_VBUS            | <b>Charge V</b> <sub>BUS</sub> : Charges V <sub>BUS</sub> through a resistor. Used for the V <sub>BUS</sub> pulsing of SRP. The link must first check that V <sub>BUS</sub> is discharged (see bit DISCHRG_VBUS), and that both the DP and DM data lines have been LOW (SE0) for 2 ms. |
|     |                      | <b>0b</b> — Do not charge V <sub>BUS</sub> .   |
|     |                      | 1b — Charge V <sub>BUS</sub> .   |
| 3   | DISCHRG_VBUS         | <b>Discharge V</b> <sub>BUS</sub> : Discharges V <sub>BUS</sub> through a resistor. If the link sets this bit to logic 1, it waits for an RXCMD indicating that SESS_END has changed from 0 to 1, and then resets this bit to 0 to stop the discharge.                                 |
|     |                      | <b>0b</b> — Do not discharge $V_{BUS}$ .   |
|     |                      | 1b — Discharge V <sub>BUS</sub> .  |
| 2   | DM_PULLDOWN          | <b>DM Pull Down</b> : Enables the 15 k $\Omega$ pull-down resistor on DM.  |
|     |                      | <b>0b</b> — Pull-down resistor is not connected to DM.   |
|     |                      | 1b — Pull-down resistor is connected to DM.  |
| 1   | DP_PULLDOWN          | <b>DP Pull Down</b> : Enables the 15 k $\Omega$ pull-down resistor on DP.  |
|     |                      | <b>0b</b> — Pull-down resistor is not connected to DP.   |
|     |                      | <b>1b</b> — Pull-down resistor is connected to DP.   |
| 0   | ID_PULLUP            | <b>ID Pull Up</b> : Connects a pull-up to the ID line and enables sampling of the ID level. Disabling the ID line sampler will reduce the PHY power consumption.   |
|     |                      | <b>0b</b> — Disable sampling of the ID line.   |
|     |                      | <b>1b</b> — Enable sampling of the ID line.  |

# 11.5 USB Interrupt Enable Rising register

The bits in this register enable interrupts and RXCMDs to be sent when the corresponding bits in the USB Interrupt Status register change from logic 0 to logic 1. By default, all transitions are enabled. Table 35 shows the bit allocation of the register.

ISP1508A ISP1508B 2

# **ULPI HS USB OTG transceiver**

| Table 35. | USB Interrupt Enable Rising register (address R = 0Dh to 0Fh, W = 0Dh, S = 0Eh, C = 0Fh) bit allocation |          |         |          |                |                  |                  |                   |
|-----------|---|----------|---------|----------|----------------|------------------|------------------|-------------------|
| Bit       | 7   | 6        | 5       | 4        | 3              | 2                | 1                | 0                 |
| Symbol    |   | reserved |         | ID_GND_R | SESS_<br>END_R | SESS_<br>VALID_R | VBUS_<br>VALID_R | HOST_<br>DISCON_R |
| Reset     | 0   | 0        | 0       | 1        | 1              | 1                | 1                | 1                 |
| Access    | R/W/S/C   | R/W/S/C  | R/W/S/C | R/W/S/C  | R/W/S/C        | R/W/S/C          | R/W/S/C          | R/W/S/C           |

#### USB Interrupt Enable Rising register (address R = 0Dh to 0Fh, W = 0Dh, S = 0Eh, C = 0Fh) bit description Table 36.

| Bit    | Symbol            | Description   |
|--------|-------------------|---|
| 7 to 5 | -                 | reserved  |
| 4      | ID_GND_R          | ID Ground Rise: Enables interrupts and RXCMDs for logic 0 to logic 1 transitions on ID_GND.                         |
| 3      | SESS_END_R        | Session End Rise: Enables interrupts and RXCMDs for logic 0 to logic 1 transitions on SESS_END.                     |
| 2      | SESS_VALID_R      | <b>Session Valid Rise</b> : Enables interrupts and RXCMDs for logic 0 to logic 1 transitions on SESS_VLD.           |
| 1      | VBUS_VALID_R      | <b>V<sub>BUS</sub> Valid Rise</b> : Enables interrupts and RXCMDs for logic 0 to logic 1 transitions on A_VBUS_VLD. |
| 0      | HOST_DISCON_<br>R | Host Disconnect Rise: Enables interrupts and RXCMDs for logic 0 to logic 1 transitions on HOST_DISCON.              |

# 11.6 USB Interrupt Enable Falling register

The bits in this register enable interrupts and RXCMDs to be sent when the corresponding bits in the USB Interrupt Status register change from logic 1 to logic 0. By default, all transitions are enabled. See Table 37.

# Table 37. USB Interrupt Enable Falling register (address R = 10h to 12h, W = 10h, S = 11h, C = 12h) bit allocation

| Bit    | 7        | 6       | 5       | 4        | 3              | 2                | 1                | 0                 |
|--------|----------|---------|---------|----------|----------------|------------------|------------------|-------------------|
| Symbol | reserved |         |         | ID_GND_F | SESS_<br>END_F | SESS_<br>VALID_F | VBUS_<br>VALID_F | HOST_<br>DISCON_F |
| Reset  | 0        | 0       | 0       | 1        | 1              | 1                | 1                | 1                 |
| Access | R/W/S/C  | R/W/S/C | R/W/S/C | R/W/S/C  | R/W/S/C        | R/W/S/C          | R/W/S/C          | R/W/S/C           |

#### USB Interrupt Enable Falling register (address R = 10h to 12h, W = 10h, S = 11h, C = 12h) bit description Table 38.

| Bit    | Symbol        | Description   |
|--------|---------------|---|
| 7 to 5 | -             | reserved  |
| 4      | ID_GND_F      | <b>ID Ground Fall</b> : Enables interrupts and RXCMDs for logic 1 to logic 0 transitions on ID_GND.                 |
| 3      | SESS_END_F    | Session End Fall: Enables interrupts and RXCMDs for logic 1 to logic 0 transitions on<br>SESS_END.                  |
| 2      | SESS_VALID_F  | Session Valid Fall: Enables interrupts and RXCMDs for logic 1 to logic 0 transitions on SESS_VLD.                   |
| 1      | VBUS_VALID_F  | <b>V<sub>BUS</sub> Valid Fall</b> : Enables interrupts and RXCMDs for logic 1 to logic 0 transitions on A_VBUS_VLD. |
| 0      | HOST_DISCON_F | <b>Host Disconnect Fall</b> : Enables interrupts and RXCMDs for logic 1 to logic 0 transitions on HOST_DISCON.      |

ISP1508A ISP1508B 2

# 11.7 USB Interrupt Status register

This register (see Table 39) indicates the current value of the interrupt source signal.

| Table 39. | USB Interrupt Status register (address R = 13h) bit allocation |   |   |        |              |                |                |                 |
|-----------|--|---|---|--------|--------------|----------------|----------------|-----------------|
| Bit       | 7  | 6 | 5 | 4      | 3            | 2              | 1              | 0               |
| Symbol    | reserved   |   |   | ID_GND | SESS_<br>END | SESS_<br>VALID | VBUS_<br>VALID | HOST_<br>DISCON |
| Reset     | Х  | Х | Х | 0      | 0            | 0              | 0              | 0               |
| Access    | R  | R | R | R      | R            | R              | R              | R               |

# Table 39. USB Interrupt Status register (address R = 13h) bit allocation

| Bit    | Symbol      | Description  |
|--------|-------------|--|
| 7 to 5 | -           | reserved   |
| 4      | ID_GND      | ID Ground: Reflects the current value of the ID detector circuit.                      |
| 3      | SESS_END    | Session End: Reflects the current value of the session end voltage comparator.         |
| 2      | SESS_VALID  | Session Valid: Reflects the current value of the session valid voltage comparator.     |
| 1      | VBUS_VALID  | $V_{BUS}$ Valid: Reflects the current value of the $V_{BUS}$ valid voltage comparator. |
| 0      | HOST_DISCON | Host Disconnect: Reflects the current value of the host disconnect detector.           |

# 11.8 USB Interrupt Latch register

The bits of the USB Interrupt Latch register are automatically set by the ISP1508 when an unmasked change occurs on the corresponding interrupt source signal. The ISP1508 will automatically clear all bits when the link reads this register, or when the PHY enters low-power mode.

**Remark:** It is optional for the link to read this register when the clock is running because all signal information will automatically be sent to the link through the RXCMD byte.

The bit allocation of this register is given in Table 41.

| Bit    | 7 | 6        | 5 | 4        | 3              | 2                | 1                | 0                 |
|--------|---|----------|---|----------|----------------|------------------|------------------|-------------------|
| Symbol |   | reserved |   | ID_GND_L | SESS_<br>END_L | SESS_<br>VALID_L | VBUS_<br>VALID_L | HOST_<br>DISCON_L |
| Reset  | 0 | 0        | 0 | 0        | 0              | 0                | 0                | 0                 |
| Access | R | R        | R | R        | R              | R                | R                | R                 |

 Table 41.
 USB Interrupt Latch register (address R = 14h) bit allocation

| Table 42. | USB Interrupt Late | USB Interrupt Later register (address K = 14) bit description   |  |  |  |  |  |  |  |
|-----------|--------------------|---|--|--|--|--|--|--|--|
| Bit       | Symbol             | Description   |  |  |  |  |  |  |  |
| 7 to 5    | -                  | reserved  |  |  |  |  |  |  |  |
| 4         | ID_GND_L           | <b>ID Ground Latch</b> : Automatically set when an unmasked event occurs on ID_GND. Cleared when this register is read.                 |  |  |  |  |  |  |  |
| 3         | SESS_END_L         | <b>Session End Latch</b> : Automatically set when an unmasked event occurs on SESS_END. Cleared when this register is read.             |  |  |  |  |  |  |  |
| 2         | SESS_VALID_L       | <b>Session Valid Latch</b> : Automatically set when an unmasked event occurs on SESS_VLD. Cleared when this register is read.           |  |  |  |  |  |  |  |
| 1         | VBUS_VALID_L       | <b>V<sub>BUS</sub> Valid Latch</b> : Automatically set when an unmasked event occurs on A_VBUS_VLD. Cleared when this register is read. |  |  |  |  |  |  |  |
| 0         | HOST_DISCON_L      | Host Disconnect Latch: Automatically set when an unmasked event occurs on HOST_DISCON. Cleared when this register is read.              |  |  |  |  |  |  |  |

## Table 42. USB Interrupt Latch register (address R = 14h) bit description

# 11.9 Debug register

The bit allocation of the Debug register is given in <u>Table 43</u>. This register indicates the current value of signals useful for debugging.

## Table 43. Debug register (address R = 15h) bit allocation

| Bit    | 7 | 6 | 5    | 4     | 3 | 2 | 1              | 0              |
|--------|---|---|------|-------|---|---|----------------|----------------|
| Symbol |   |   | rese | erved |   |   | LINE<br>STATE1 | LINE<br>STATE0 |
| Reset  | 0 | 0 | 0    | 0     | 0 | 0 | 0              | 0              |
| Access | R | R | R    | R     | R | R | R              | R              |

### Table 44. Debug register (address R = 15h) bit description

| Bit    | Symbol     | Description  |
|--------|------------|--|
| 7 to 2 | -          | reserved   |
| 1      | LINESTATE1 | Line State 1: Contains the current value of LINESTATE 1. |
| 0      | LINESTATE0 | Line State 0: Contains the current value of LINESTATE 0. |

# 11.10 Scratch register

This is a 1-byte empty register for testing purposes, see Table 45.

| Table 45 | Scratch regist | er (address I | R = 16h t | o 18h, W = 16h, S = 17h, C = 18h) bit description   |
|----------|----------------|---------------|-----------|---|
| Bit      | Symbol         | Access        | Value     | Description   |
| 7 to 0   | SCRATCH[7:0]   | R/W/S/C       | 00h       | <b>Scratch</b> : This is an empty register byte for testing purposes. Software can read, write, set and clear this register, and the functionality of the PHY will not be affected. |

# 11.11 Carkit Control register

This register controls transparent UART mode. This register is only valid when the CARKIT\_MODE register bit in the Interface Control register is set. When entering UART mode, set the CARKIT\_MODE bit, and then set the TXD\_EN and RXD\_EN bits. After entering UART mode, the ULPI interface is not available. When exiting UART mode, assert the STP pin or perform a hardware reset using the CHIP\_SEL pin.

ISP1508A\_ISP1508B\_2

# For bit allocation, see Table 46.

| Table 46. | Carkit Control | Carkit Control register (address R = 19h to 1Bh, W = 19h, S = 1Ah, C = 1Bh) bit allocation |         |         |         |         |         |         |  |  |
|-----------|----------------|--|---------|---------|---------|---------|---------|---------|--|--|
| Bit       | 7 6 5 4 3 2 1  |  |         |         |         |         |         | 0       |  |  |
| Symbol    | reserved       |  |         | RXD_EN  | TXD_EN  | rese    | rved    |         |  |  |
| Reset     | 0              | 0  | 0       | 0       | 0       | 0       | 0       | 0       |  |  |
| Access    | R/W/S/C        | R/W/S/C  | R/W/S/C | R/W/S/C | R/W/S/C | R/W/S/C | R/W/S/C | R/W/S/C |  |  |

| Table 47. | Carkit Cont | rol register (address R = 19h to 1Bh, W = 19h, S = 1Ah, C = 1Bh) bit description  |
|-----------|-------------|---|
| Bit       | Symbol      | Description   |
| 7 to 4    | -           | reserved; the link must never write logic 1 to these bits   |
| 3         | RXD_EN      | <b>RXD Enable</b> : Routes the UART RXD signal from the DP pin to the DATA1 pin. This bit will automatically be cleared when UART mode is exited. |
| 2         | TXD_EN      | <b>TXD Enable</b> : Routes the UART TXD signal from the DATA0 pin to the DM pin. This bit will automatically be cleared when UART mode is exited. |
| 1 to 0    | -           | reserved; the link must never write logic 1 to these bits   |

# 11.12 Power Control register

This vendor-specific register controls the power feature of the ISP1508. The bit allocation of the register is given in Table 48.

| Table 48. Power Cont | rol register (address R : | = 3Dh to 3Fh. W | V = 3Dh. S = 3Eh. | . C = 3Fh) bit allocation |
|----------------------|---------------------------|-----------------|-------------------|---------------------------|
|----------------------|---------------------------|-----------------|-------------------|---------------------------|

|        |         |          |         |                |                 | · · · · · · · · · · · · · · · · · · · |         |         |
|--------|---------|----------|---------|----------------|-----------------|---------------------------------------|---------|---------|
| Bit    | 7       | 6        | 5       | 4              | 3               | 2                                     | 1       | 0       |
| Symbol |         | reserved |         | DP_WKPU<br>_EN | BVALID_<br>FALL | BVALID_<br>RISE                       | rese    | erved   |
| Reset  | 0       | 0        | 0       | 0              | 0               | 0                                     | 0       | 0       |
| Access | R/W/S/C | R/W/S/C  | R/W/S/C | R/W/S/C        | R/W/S/C         | R/W/S/C                               | R/W/S/C | R/W/S/C |

## Table 49. Power Control register (address R = 3Dh to 3Fh, W = 3Dh, S = 3Eh, C = 3Fh) bit description

| Bit          | Symbol      | Description  |
|--------------|-------------|--|
| 7 to 5       | -           | reserved; the link must never write logic 1 to these bits  |
| 4            | DP_WKPU_EN  | <b>DP Weak Pull-Up Enable</b> : Enable the weak pull-up resistor on the DP pin ( $R_{weakUP(DP)}$ ) in synchronous mode when $V_{BUS}$ is above the $V_{A\_SESS\_VLD}$ threshold. Note that when the ISP1508 is in UART mode, the DP weak pull-up will be enabled, regardless of the value of this register bit. |
|              |             | <b>0</b> — DP weak pull-up is disabled.  |
|              |             | 1 — DP weak pull-up is enabled when $V_{BUS} > V_{A\_SESS\_VLD}$ .   |
| 3            | BVALID_FALL | <b>BValid Fall</b> : Enables RXCMDs for HIGH-to-LOW transitions on BVALID. When BVALID changes from HIGH to LOW, the ISP1508 will send an RXCMD to the link with the ALT_INT bit set to logic 1.   |
|              |             | This bit is optional and is not necessary for OTG devices. This bit is provided for debugging purposes. Disabled by default.   |
| 2            | BVALID_RISE | <b>BValid Rise</b> : Enables RXCMDs for LOW-to-HIGH transitions on BVALID. When BVALID changes from LOW to HIGH, the ISP1508 will send an RXCMD to the link with the ALT_INT bit set to logic 1.   |
|              |             | This bit is optional and is not necessary for OTG devices. This bit is provided for debugging purposes. Disabled by default.   |
| 1 to 0       | -           | reserved; the link must never write logic 1 to these bits  |
|              |             |  |
| ISP1508A_ISI | P1508B_2    | © NXP B.V. 2008. All rights reserved.  |
|              |             |  |

Product data sheet

Rev. 02 — 13 March 2008

**ULPI HS USB OTG transceiver** 

# 12. Limiting values

### Table 50. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol               | Parameter                   | Conditions   | Min             | Max  | Unit |
|----------------------|-----------------------------|--|-----------------|------|------|
| V <sub>CC</sub>      | supply voltage              |  | -0.5            | +5.5 | V    |
| V <sub>CC(I/O)</sub> | input/output supply voltage |  | -0.5            | +2.5 | V    |
| VI                   | input voltage               | on pins PSW_N and FAULT  | -0.5            | +5.5 | V    |
|                      |                             | on pins CLOCK, STP, DATA[7:0], CFG1, CFG2, TEST_N and CHIP_SEL | -0.5            | +2.5 | V    |
|                      |                             | on pins ID and CFG0  | -0.5            | +4.6 | V    |
|                      |                             | on pins DP and DM  | <u>[1]</u> –0.5 | +4.6 | V    |
|                      |                             | on pin XTAL1   | -0.5            | +2.5 | V    |
|                      |                             | on pin V <sub>BUS</sub>  | 2 -0.5          | +5.5 | V    |
| V <sub>ESD</sub>     | electrostatic discharge     | human body model (JESD22-A114D)                                | -2              | +2   | kV   |
|                      | voltage                     | machine model (JESD22-A115-A)                                  | -200            | +200 | V    |
|                      |                             | charge device model (JESD22-C101C)                             | -500            | +500 | V    |
|                      |                             | IEC 61000-4-2 contact on pins DP and DM                        | <u>[3]</u> –8   | +8   | kV   |
| l <sub>lu</sub>      | latch-up current            |  | -               | 100  | mA   |
| T <sub>stg</sub>     | storage temperature         |  | -60             | +125 | °C   |
|                      |                             |  |                 |      |      |

[1] The ISP1508 has been tested according to the additional requirements listed in *Universal Serial Bus Specification Rev. 2.0,* Section 7.1.1. The short circuit withstand test and the AC stress test were performed for 24 hours, and the ISP1508 was found to be fully operational after the test completed.

[2] When an external series resistor is added to the V<sub>BUS</sub> pin, it can withstand higher voltages for longer periods of time because the resistor limits the current flowing into the V<sub>BUS</sub> pad. For example, with an external 1 kΩ resistor, V<sub>BUS</sub> can tolerate 10 V for at least 5 seconds. Actual performance may vary depending on the resistor used and whether other components are connected to V<sub>BUS</sub>.

[3] The ISP1508 has been tested in-house according to the IEC 61000-4-2 standard on the DP and DM pins. It is recommended that customers perform their own ESD tests, depending on application requirements.

# 13. Recommended operating conditions

| Symbol               | Parameter                   | Conditions   | Min | Тур | Max                  | Unit |
|----------------------|-----------------------------|--|-----|-----|----------------------|------|
| V <sub>CC</sub>      | supply voltage              |  | 3.0 | 3.6 | 4.5                  | V    |
| V <sub>CC(I/O)</sub> | input/output supply voltage |  | 1.4 | 1.8 | 1.95                 | V    |
| VI                   | input voltage               | on pins PSW_N, FAULT and $V_{\text{BUS}}$                            | 0   | -   | 5.25                 | V    |
|                      |                             | on pins CLOCK, STP, DATA[7:0],<br>CFG1, CFG2, TEST_N and<br>CHIP_SEL | 0   | -   | V <sub>CC(I/O)</sub> | V    |
|                      |                             | on pins DP, DM, ID and CFG0  | 0   | -   | 3.6                  | V    |
|                      |                             | on pin XTAL1   | 0   | -   | 1.95                 | V    |
| T <sub>amb</sub>     | ambient temperature         |  | -40 | +25 | +85                  | °C   |
| Tj                   | junction temperature        |  | -40 | -   | +125                 | °C   |

### Table 51. Recommended operating conditions

ISP1508A\_ISP1508B\_2

# 14. Static characteristics

## Table 52. Static characteristics: supply pins

 $V_{CC} = 3.0 \text{ V}$  to 4.5 V;  $V_{CC(I/O)} = 1.4 \text{ V}$  to 1.95 V;  $T_{amb} = -40 \text{ }^{\circ}C$  to +85  $^{\circ}C$ ; unless otherwise specified. Typical case refers to  $V_{CC} = 3.6 V$ ;  $V_{CC(I/O)} = 1.8 V$ ;  $T_{amb} = +25 °C$ ; unless otherwise specified.

| Symbol                 | Parameter                                  | Conditions   | Min          | Тур | Max | Unit |
|------------------------|--|--|--------------|-----|-----|------|
| V <sub>POR(trip)</sub> | power-on reset trip voltage                | on REG1V8 pin  | 0.95         | -   | 1.5 | V    |
| I <sub>CC</sub>        | supply current                             | power-down mode ( $V_{CC(I/O)}$ is lost or CHIP_SEL is non-active)   | -            | 0.5 | 10  | μΑ   |
|                        |  | full-speed transceiver; bus idle; no USB activity  | -            | 13  | -   | mA   |
|                        |  | full-speed transceiver; continuous transmission  | -            | 14  | -   | mA   |
|                        |  | high-speed transceiver;<br>continuous transmission   | -            | 32  | -   | mA   |
|                        |  | low-power mode (bit SUSPENDM<br>is logic 0); V <sub>BUS</sub> valid detector<br>disabled (bits VBUS_VALID_R<br>and VBUS_VALID_F are cleared) |              |     |     |      |
|                        |  | $V_{CC(I/O)} = 1.4 V$  | -            | 70  | 150 | μA   |
|                        |  | $V_{CC(I/O)} = 1.5 V$  | -            | 70  | 100 | μA   |
|                        |  | $V_{CC(I/O)} = 1.8 V$  | -            | 70  | 100 | μA   |
|                        |  | UART mode; low-speed transceiver; idle   | -            | 750 | -   | μΑ   |
|                        |  | UART mode; full-speed transceiver; idle  | -            | 600 | -   | μΑ   |
| CC(I/O)(stat)          | static supply current on pin $V_{CC(I/O)}$ | power-down mode (CHIP_SEL is non-active)   | -            | -   | 10  | μΑ   |
| I <sub>CC(I/O)</sub>   | supply current on pin $V_{CC(I/O)}$        | ULPI bus idle; 15 pF load on pin<br>CLOCK  | <u>[1]</u> _ | 1.7 | -   | mA   |

[1] The actual value of I<sub>CC(I/O)</sub> varies depending on the capacitance loading, interface voltage and bus activity. Use the value provided here only for reference.

## Table 53. Static characteristics: digital pins

Digital pins: CLOCK, DIR, STP, NXT, DATA[7:0], CHIP\_SEL, CFG2, CFG1, TEST\_N.

 $V_{CC} = 3.0 \text{ V}$  to 4.5 V;  $V_{CC(I/O)} = 1.4 \text{ V}$  to 1.95 V;  $T_{amb} = -40 \text{ °C}$  to +85 °C; unless otherwise specified. Typical case refers to  $V_{CC} = 3.6 \text{ V}$ ;  $V_{CC(I/O)} = 1.8 \text{ V}$ ;  $T_{amb} = +25 \text{ °C}$ ; unless otherwise specified.

| Symbol          | Parameter                 | Conditions                     | Min                     | Тур | Max                     | Unit |  |  |  |  |  |
|-----------------|---------------------------|--------------------------------|-------------------------|-----|-------------------------|------|--|--|--|--|--|
| Input lev       | nput levels               |                                |                         |     |                         |      |  |  |  |  |  |
| V <sub>IL</sub> | LOW-level input voltage   |                                | -                       | -   | 0.3V <sub>CC(I/O)</sub> | V    |  |  |  |  |  |
| V <sub>IH</sub> | HIGH-level input voltage  |                                | 0.7V <sub>CC(I/O)</sub> | -   | -                       | V    |  |  |  |  |  |
| I <sub>LI</sub> | input leakage current     |                                | -1                      | -   | +1                      | μΑ   |  |  |  |  |  |
| Output I        | evels                     |                                |                         |     |                         |      |  |  |  |  |  |
| V <sub>OL</sub> | LOW-level output voltage  | $I_{OL} = -2 \text{ mA}$       | -                       | -   | 0.4                     | V    |  |  |  |  |  |
| V <sub>OH</sub> | HIGH-level output voltage | I <sub>OH</sub> = +2 mA        | $V_{CC(I/O)} - 0.4$     | -   | -                       | V    |  |  |  |  |  |
| I <sub>OH</sub> | HIGH-level output current | $V_{OH} = V_{CC(I/O)} - 0.4 V$ | -4.8                    | -   | -                       | mA   |  |  |  |  |  |
| I <sub>OL</sub> | LOW-level output current  | $V_{OL} = 0.4 V$               | 4.2                     | -   | -                       | mA   |  |  |  |  |  |
|                 |                           |                                |                         |     |                         |      |  |  |  |  |  |

ISP1508A ISP1508B 2

## Table 53. Static characteristics: digital pins ...continued

Digital pins: CLOCK, DIR, STP, NXT, DATA[7:0], CHIP\_SEL, CFG2, CFG1, TEST\_N.  $V_{CC} = 3.0 \text{ V}$  to 4.5 V;  $V_{CC(I/O)} = 1.4 \text{ V}$  to 1.95 V;  $T_{amb} = -40 \degree C$  to +85 °C; unless otherwise specified.

Typical case refers to  $V_{CC} = 3.6 V$ ;  $V_{CC(I/O)} = 1.8 V$ ;  $T_{amb} = +25 °C$ ; unless otherwise specified.

| Parameter             | Conditions   | Min  | Тур  | Max   | Unit  |  |  |
|-----------------------|--|--|--|---|---|--|--|
| ance                  |  |  |  |   |   |  |  |
| load impedance        |  | -  | 50   | -   | Ω   |  |  |
| Pull-up and pull-down |  |  |  |   |   |  |  |
| pull-down current     | interface protect enabled;<br>DATA[7:0] pins only; $V_I = V_{CC(I/O)}$                   | 18   | 55   | 93  | μΑ  |  |  |
| pull-up current       | interface protect enabled; STP pin only; $V_I = 0 V$                                     | -17  | -55  | -82   | μΑ  |  |  |
|                       | UART mode; DATA0 pin only  | -17  | -55  | -82   | μΑ  |  |  |
| Capacitance           |  |  |  |   |   |  |  |
| input capacitance     |  | 1.0  | 3.0  | 3.3   | pF  |  |  |
|                       | Ince<br>Ioad impedance<br>and pull-down<br>pull-down current<br>pull-up current<br>tance | ince     interface protect enabled;       pull-down     interface protect enabled;       pull-up current     interface protect enabled; STP pin only; $V_1 = V_{CC(I/O)}$ pull-up current     interface protect enabled; STP pin only; $V_1 = 0 V$ UART mode; DATA0 pin only | Ince       -         load impedance       -         and pull-down       -         pull-down current       interface protect enabled; 18         pull-up current       interface protect enabled; STP pin only; $V_1 = V_{CC(I/O)}$ pull-up current       interface protect enabled; STP pin only; $V_1 = 0 \vee$ UART mode; DATA0 pin only       -17         tance       - | Ince-50load impedance-50and pull-down-50pull-down currentinterface protect enabled; $DATA[7:0]$ pins only; $V_1 = V_{CC(I/O)}$ 1855pull-up currentinterface protect enabled; STP pin $-17$ -55only; $V_1 = 0$ VUART mode; DATA0 pin only $-17$ -55tance | Ince-50-load impedance-50-and pull-down-50-pull-down currentinterface protect enabled;<br>DATA[7:0] pins only; $V_1 = V_{CC(I/O)}$ 185593pull-up currentinterface protect enabled; STP pin<br>only; $V_1 = 0 V$ -17-55-82UART mode; DATA0 pin only-17-55-82 |  |  |

## Table 54. Static characteristics: digital pin FAULT

 $V_{CC}$  = 3.0 V to 4.5 V;  $V_{CC(I/O)}$  = 1.4 V to 1.95 V;  $T_{amb}$  = -40 °C to +85 °C; unless otherwise specified.

| Symbol          | Parameter                | Conditions              | Min | Тур | Мах | Unit |
|-----------------|--------------------------|-------------------------|-----|-----|-----|------|
| Input levels    |                          |                         |     |     |     |      |
| V <sub>IL</sub> | LOW-level input voltage  |                         | -   | -   | 0.8 | V    |
| V <sub>IH</sub> | HIGH-level input voltage |                         | 2.0 | -   | -   | V    |
| IIL             | LOW-level input current  | $V_I = 0 V$             | -1  | -   | -   | μΑ   |
| I <sub>IH</sub> | HIGH-level input current | V <sub>I</sub> = 5.25 V | -   | -   | 1   | μΑ   |

## Table 55. Static characteristics: digital pin PSW\_N

 $V_{CC} = 3.0 \text{ V}$  to 4.5 V;  $V_{CC(I/O)} = 1.4 \text{ V}$  to 1.95 V;  $T_{amb} = -40 \text{ °C}$  to +85 °C; unless otherwise specified.

| Symbol          | Parameter                 | Conditions                             | Min                  | Тур | Max  | Unit |
|-----------------|---------------------------|--|----------------------|-----|------|------|
| Output l        | evels                     |  |                      |     |      |      |
| V <sub>OH</sub> | HIGH-level output voltage | external pull-up resistor<br>connected | 3.0 <mark>[1]</mark> | -   | 5.25 | V    |
| V <sub>OL</sub> | LOW-level output voltage  | $I_{OL} = -4 \text{ mA}$               | -                    | -   | 0.4  | V    |
| I <sub>OH</sub> | HIGH-level output current | external pull-up resistor connected    | -                    | -   | 10   | μΑ   |
| I <sub>OL</sub> | LOW-level output current  | $V_{O} = 0.4 V$                        | 4                    | -   | -    | mA   |

[1] When V<sub>OH</sub> is less than REG3V3, I<sub>CC</sub> may increase because of the cross current.

### Table 56. Static characteristics: analog pins (DP, DM)

 $V_{CC} = 3.0 \text{ V to } 4.5 \text{ V}; V_{CC(I/O)} = 1.4 \text{ V to } 1.95 \text{ V}; T_{amb} = -40 \circ \text{C} \text{ to } +85 \circ \text{C}; \text{ unless otherwise specified.}$ Typical case refers to  $V_{CC} = 3.6 V$ ;  $V_{CC(l/O)} = 1.8 V$ ;  $T_{amb} = +25 °C$ ; unless otherwise specified.

| Symbol                                    | Parameter   | Conditions                     | Min | Тур | Max | Unit |  |  |  |
|---|---|--------------------------------|-----|-----|-----|------|--|--|--|
| Original US                               | Original USB transceiver (full-speed and low-speed) |                                |     |     |     |      |  |  |  |
| Input levels (differential data receiver) |   |                                |     |     |     |      |  |  |  |
| V <sub>DI</sub>                           | differential input sensitivity                      | $ V_{DP} - V_{DM} $            | 0.2 | -   | -   | V    |  |  |  |
| V <sub>CM</sub>                           | differential common mode voltage range              | includes V <sub>DI</sub> range | 0.8 | -   | 2.5 | V    |  |  |  |

ISP1508A ISP1508B 2

 Table 56.
 Static characteristics: analog pins (DP, DM) ...continued

 $V_{CC} = 3.0 \text{ V}$  to 4.5 V;  $V_{CC(l/O)} = 1.4 \text{ V}$  to 1.95 V;  $T_{amb} = -40 \text{ °C}$  to +85 °C; unless otherwise specified. Typical case refers to  $V_{CC} = 3.6 \text{ V}$ ;  $V_{CC(l/O)} = 1.8 \text{ V}$ ;  $T_{amb} = +25 \text{ °C}$ ; unless otherwise specified.

| Symbol                  | Parameter   | Conditions  | Min  | Тур  | Max  | Unit |
|-------------------------|---|---|------|------|------|------|
| Input levels            | (single-ended receivers)  |   |      |      |      |      |
| V <sub>IL</sub>         | LOW-level input voltage   |   | -    | -    | 0.8  | V    |
| V <sub>IH</sub>         | HIGH-level input voltage  |   | 2.0  | -    | -    | V    |
| Output level            | S   |   |      |      |      |      |
| V <sub>OL</sub>         | LOW-level output voltage  | pull-up on DP;<br>R <sub>L</sub> = 1.5 kΩ to 3.6 V    | 0.0  | -    | 0.3  | V    |
| V <sub>OH</sub>         | HIGH-level output voltage   | pull-down on DP, DM;<br>R <sub>L</sub> = 15 kΩ to GND | 2.8  | -    | 3.6  | V    |
| V <sub>CRS</sub>        | output signal crossover voltage   | excluding the first transition from the idle state    | 1.3  | -    | 2.0  | V    |
| Termination             |   |   |      |      |      |      |
| V <sub>TERM</sub>       | termination voltage   | for 1.5 k $\Omega$ pull-up resistor                   | 3.0  | -    | 3.6  | V    |
| Resistance              |   |   |      |      |      |      |
| R <sub>UP(DP)</sub>     | pull-up resistance on pin DP  |   | 1425 | 1500 | 1575 | Ω    |
| R <sub>weakUP(DP)</sub> | weak pull-up resistance on<br>pin DP  | bit DP_WKPU_EN = 1<br>and $V_{BUS} > V_{A_SESS_VLD}$  | 104  | 130  | 156  | kΩ   |
| High-speed              | USB transceiver (HS)  |   |      |      |      |      |
| Input levels            |   |   |      |      |      |      |
| V <sub>HSSQ</sub>       | high-speed squelch detection<br>threshold voltage (differential<br>signal amplitude)    |   | 100  | -    | 150  | mV   |
| V <sub>HSDSC</sub>      | high-speed disconnect<br>detection threshold voltage<br>(differential signal amplitude) |   | 525  | -    | 625  | mV   |
| V <sub>HSDI</sub>       | high-speed differential input sensitivity   | $ V_{DP} - V_{DM} $                                   | 300  | -    | -    | mV   |
| V <sub>HSCM</sub>       | high-speed data signaling<br>common mode voltage range<br>(guideline for receiver)      | includes V <sub>DI</sub> range                        | -50  | -    | +500 | mV   |
| Output level            | S   |   |      |      |      |      |
| V <sub>HSOI</sub>       | high-speed idle level   |   | -10  | -    | +10  | mV   |
| V <sub>HSOL</sub>       | high-speed data signaling<br>LOW-level voltage  |   | -10  | -    | +10  | mV   |
| V <sub>HSOH</sub>       | high-speed data signaling<br>HIGH-level voltage   |   | 360  | -    | 440  | mV   |
| V <sub>CHIRPJ</sub>     | Chirp J level (differential voltage)  |   | 700  | -    | 1100 | mV   |
| V <sub>CHIRPK</sub>     | Chirp K level (differential voltage)  |   | -900 | -    | -500 | mV   |

ISP1508A\_ISP1508B\_2

 Table 56.
 Static characteristics: analog pins (DP, DM) ...continued

 $V_{CC} = 3.0 \text{ V}$  to 4.5 V;  $V_{CC(l/O)} = 1.4 \text{ V}$  to 1.95 V;  $T_{amb} = -40 \text{ °C}$  to +85 °C; unless otherwise specified. Typical case refers to  $V_{CC} = 3.6 \text{ V}$ ;  $V_{CC(l/O)} = 1.8 \text{ V}$ ;  $T_{amb} = +25 \text{ °C}$ ; unless otherwise specified.

| Symbol                  | Parameter                            | Conditions                       | Min   | Тур | Max   | Unit |
|-------------------------|--------------------------------------|----------------------------------|-------|-----|-------|------|
| Leakage co              | urrent                               |                                  |       |     |       |      |
| I <sub>LZ</sub>         | off-state leakage current            |                                  | -1.0  | -   | +1.0  | μΑ   |
| Capacitand              | ce                                   |                                  |       |     |       |      |
| C <sub>in</sub>         | input capacitance                    | pin to GND                       | -     | -   | 5     | pF   |
| Resistance              | )                                    |                                  |       |     |       |      |
| R <sub>DN(DP)</sub>     | pull-down resistance on<br>pin DP    |                                  | 14.25 | 15  | 15.75 | kΩ   |
| R <sub>DN(DM)</sub>     | pull-down resistance on<br>pin DM    |                                  | 14.25 | 15  | 15.75 | kΩ   |
| Terminatio              | n                                    |                                  |       |     |       |      |
| Z <sub>O(drv)(DP)</sub> | driver output impedance on<br>pin DP | steady-state drive               | 40.5  | 45  | 49.5  | Ω    |
| Z <sub>O(drv)(DM)</sub> | driver output impedance on pin DM    | steady-state drive               | 40.5  | 45  | 49.5  | Ω    |
| Z <sub>INP</sub>        | input impedance                      |                                  | 1     | -   | -     | MΩ   |
| UART mod                | e                                    |                                  |       |     |       |      |
| Input levels            |                                      |                                  |       |     |       |      |
| V <sub>IL</sub>         | LOW-level input voltage              | pin DP                           | -     | -   | 0.8   | V    |
| V <sub>IH</sub>         | HIGH-level input voltage             | pin DP                           | 2.35  | -   | -     | V    |
| Output leve             | ls                                   |                                  |       |     |       |      |
| V <sub>OL</sub>         | LOW-level output voltage             | pin DM; $I_{OL} = -4 \text{ mA}$ | -     | -   | 0.3   | V    |
| V <sub>OH</sub>         | HIGH-level output voltage            | pin DM; I <sub>OH</sub> = 4 mA   | 2.4   | -   | -     | V    |

## Table 57. Static characteristics: analog pin V<sub>BUS</sub>

 $V_{CC} = 3.0 \text{ V}$  to 4.5 V;  $V_{CC(l/O)} = 1.4 \text{ V}$  to 1.95 V;  $T_{amb} = -40 \text{ °C}$  to +85 °C; unless otherwise specified. Typical case refers to  $V_{CC} = 3.6 \text{ V}$ ;  $V_{CC(l/O)} = 1.8 \text{ V}$ ;  $T_{amb} = +25 \text{ °C}$ ; unless otherwise specified.

| ••                         |   |   | •   |      |      |      |
|----------------------------|---|---|-----|------|------|------|
| Symbol                     | Parameter                                     | Conditions                              | Min | Тур  | Max  | Unit |
| Comparators                |   |   |     |      |      |      |
| V <sub>A_VBUS_VLD</sub>    | A-device V <sub>BUS</sub> valid voltage       |   | 4.4 | -    | 4.75 | V    |
| V <sub>A_SESS_VLD</sub>    | A-device session valid voltage                | for A-device and<br>B-device            | 0.8 | 1.6  | 2.0  | V    |
| $V_{hys(A\_SESS\_VLD)}$    | A-device session valid hysteresis voltage     | for A-device and<br>B-device            | -   | 100  | -    | mV   |
| V <sub>B_SESS_END</sub>    | B-device session end voltage                  |   | 0.2 | -    | 0.8  | V    |
| Resistance                 |   |   |     |      |      |      |
| R <sub>UP(VBUS)</sub>      | pull-up resistance on pin $V_{\text{BUS}}$    | connect to REG3V3<br>when CHRG_VBUS = 1 | 281 | 680  | -    | Ω    |
| R <sub>DN(VBUS)</sub>      | pull-down resistance on pin $V_{BUS}$         | connect to GND when<br>DISCHRG_VBUS = 1 | 656 | 1200 | -    | Ω    |
| R <sub>I(idle)(VBUS)</sub> | idle input resistance on pin $V_{\text{BUS}}$ |   | 40  | 60   | 100  | kΩ   |

ISP1508A\_ISP1508B\_2

### Table 58. Static characteristics: ID detection circuit

 $V_{CC} = 3.0 \text{ V}$  to 4.5 V;  $V_{CC(l/O)} = 1.4 \text{ V}$  to 1.95 V;  $T_{amb} = -40 \degree \text{C}$  to +85 °C; unless otherwise specified. Typical case refers to  $V_{CC} = 3.6 \text{ V}$ ;  $V_{CC(l/O)} = 1.8 \text{ V}$ ;  $T_{amb} = +25 \degree \text{C}$ ; unless otherwise specified.

| Symbol                  | Parameter                            | Conditions        | Min | Тур | Max | Unit |  |
|-------------------------|--------------------------------------|-------------------|-----|-----|-----|------|--|
| t <sub>ID</sub>         | ID detection time                    |                   | 50  | -   | -   | ms   |  |
| V <sub>th(ID)</sub>     | ID detector threshold voltage        |                   | 0.8 | -   | 2.0 | V    |  |
| R <sub>UP(ID)</sub>     | ID pull-up resistance                | bit ID_PULLUP = 1 | 40  | 50  | 60  | kΩ   |  |
| R <sub>weakPU(ID)</sub> | weak pull-up resistance<br>on pin ID | bit ID_PULLUP = 0 | 320 | 400 | 480 | kΩ   |  |
| V <sub>PU(ID)</sub>     | pull-up voltage on pin ID            |                   | 3.0 | 3.3 | 3.6 | V    |  |

### Table 59. Static characteristics: resistor reference

 $V_{CC} = 3.0 \text{ V}$  to 4.5 V;  $V_{CC(I/O)} = 1.4 \text{ V}$  to 1.95 V;  $T_{amb} = -40 \degree C$  to +85 °C; unless otherwise specified. Typical case refers to  $V_{CC} = 3.6 \text{ V}$ ;  $V_{CC(I/O)} = 1.8 \text{ V}$ ;  $T_{amb} = +25 \degree C$ ; unless otherwise specified.

| Symbol               | Parameter                  | Conditions      | Min | Тур  | Max | Unit |
|----------------------|----------------------------|-----------------|-----|------|-----|------|
| V <sub>O(RREF)</sub> | output voltage on pin RREF | SUSPENDM = HIGH | -   | 1.22 | -   | V    |

## Table 60. Static characteristics: regulator

 $V_{CC} = 3.0 \text{ V}$  to 4.5 V;  $V_{CC(l/O)} = 1.4 \text{ V}$  to 1.95 V;  $T_{amb} = -40 \text{ °C}$  to +85 °C; unless otherwise specified. Typical case refers to  $V_{CC} = 3.6 \text{ V}$ ;  $V_{CC(l/O)} = 1.8 \text{ V}$ ;  $T_{amb} = +25 \text{ °C}$ ; unless otherwise specified.

| Symbol                 | Parameter                                    | Conditions                           | Min  | Тур  | Max  | Unit |
|------------------------|--|--------------------------------------|------|------|------|------|
| V <sub>O(REG1V8)</sub> | output voltage from internal 1.8 V regulator | SUSPENDM = HIGH                      | 1.65 | 1.8  | 1.95 | V    |
| V <sub>O(REG3V3)</sub> | output voltage from internal 3.3 V regulator | SUSPENDM = HIGH; not<br>in UART mode | 3.0  | 3.3  | 3.6  | V    |
|                        |  | SUSPENDM = HIGH; in<br>UART mode     | 2.5  | 2.77 | 2.9  | V    |

## Table 61. Static characteristics: pin XTAL1

 $V_{CC} = 3.0 \text{ V to } 4.5 \text{ V}; V_{CC(I/O)} = 1.4 \text{ V to } 1.95 \text{ V}; T_{amb} = -40 \degree \text{C} \text{ to } +85 \degree \text{C}; \text{ unless otherwise specified.}$ 

| Symbol          | Parameter                | Conditions | Min  | Тур | Мах  | Unit |
|-----------------|--------------------------|------------|------|-----|------|------|
| V <sub>IL</sub> | LOW-level input voltage  |            | -    | -   | 0.37 | V    |
| V <sub>IH</sub> | HIGH-level input voltage |            | 1.32 | -   | -    | V    |

# 15. Dynamic characteristics

### Table 62. Dynamic characteristics: reset and power

 $V_{CC} = 3.0 \text{ V to } 4.5 \text{ V}; V_{CC(I/O)} = 1.4 \text{ V to } 1.95 \text{ V}; T_{amb} = -40 \degree \text{C} \text{ to } +85 \degree \text{C}; \text{ unless otherwise specified.}$ 

| Parameter                           | Conditions  | Min  | Тур  | Max   | Unit  |
|-------------------------------------|---|--|--|---|---|
| internal power-on reset pulse width |   | 0.2  | -  | -   | μs  |
| REG1V8 HIGH pulse width             |   | -  | -  | 2   | μs  |
| REG1V8 LOW pulse width              |   | -  | -  | 11  | μs  |
| PLL startup time                    | measured after<br>t <sub>d(det)clk(osc)</sub>   | -  | -  | 640   | μs  |
| oscillator clock detector delay     | measured from regulator start-up time   | -  | -  | 640   | μs  |
| regulator start-up time             | $4.7~\mu F \pm 20$ % capacitor each on the REG1V8 and REG3V3 pins   | -  | -  | 1   | ms  |
| regulator power-down time           | $4.7~\mu F \pm 20$ % capacitor each on the REG1V8 and REG3V3 pins   | -  | -  | 100   | ms  |
|                                     | internal power-on reset pulse<br>width<br>REG1V8 HIGH pulse width<br>REG1V8 LOW pulse width<br>PLL startup time<br>oscillator clock detector delay<br>regulator start-up time | internal power-on reset pulse width         REG1V8 HIGH pulse width         REG1V8 LOW pulse width         PLL startup time       measured after td(det)clk(osc)         oscillator clock detector delay       measured from regulator start-up time         regulator start-up time       4.7 μF ± 20 % capacitor each on the REG1V8 and REG3V3 pins         regulator power-down time       4.7 μF ± 20 % capacitor each on the REG1V8 and REG3V3 pins | internal power-on reset pulse0.2REG1V8 HIGH pulse width-REG1V8 LOW pulse width-PLL startup timemeasured after<br>$t_{d(det)clk(osc)}$ oscillator clock detector delaymeasured from regulator<br>start-up timeregulator start-up time4.7 $\mu$ F ± 20 % capacitor<br>each on the REG1V8 and<br>REG3V3 pinsregulator power-down time4.7 $\mu$ F ± 20 % capacitor<br>each on the REG1V8 and | internal power-on reset pulse0.2REG1V8 HIGH pulse width-REG1V8 LOW pulse width-PLL startup timemeasured after<br>$t_{d(det)clk(osc)}$ oscillator clock detector delaymeasured from regulator<br>start-up timeregulator start-up time4.7 $\mu$ F ± 20 % capacitor<br>each on the REG1V8 and<br>REG3V3 pinsregulator power-down time4.7 $\mu$ F ± 20 % capacitor<br>each on the REG1V8 and<br>REG3V3 pins | internal power-on reset pulse0.2REG1V8 HIGH pulse width2REG1V8 LOW pulse width11PLL startup timemeasured after<br>$t_{d(det)clk(osc)}$ oscillator clock detector delaymeasured from regulator<br>start-up timeregulator start-up time4.7 $\mu$ F ± 20 % capacitor<br>each on the REG1V8 and<br>REG3V3 pins100 |

## Table 63. Dynamic characteristics: clock applied to XTAL1

 $V_{CC} = 3.0 \text{ V}$  to 4.5 V;  $V_{CC(l/O)} = 1.4 \text{ V}$  to 1.95 V;  $T_{amb} = -40 \text{ }^{\circ}\text{C}$  to +85 °C; unless otherwise specified. Typical case refers to  $V_{CC} = 3.6 \text{ V}$ ;  $V_{CC(l/O)} = 1.8 \text{ V}$ ;  $T_{amb} = +25 \text{ }^{\circ}\text{C}$ ; unless otherwise specified.

| Symbol                         | Parameter                                 | Conditions                 | Min   | Тур    | Max | Unit |
|--------------------------------|---|----------------------------|-------|--------|-----|------|
| f <sub>i(XTAL1)</sub>          | input frequency on pin XTAL1              | see Table 5                | -     | 13.000 | -   | MHz  |
|                                |   | see Table 5                | -     | 24.000 | -   | MHz  |
|                                |   | see Table 5                | -     | 26.000 | -   | MHz  |
|                                |   | see Table 5                | -     | 19.200 | -   | MHz  |
| t <sub>jit(i)(XTAL1)</sub> RMS | RMS input jitter on pin XTAL1             | 26 MHz                     | -     | -      | 300 | ps   |
|                                |   | other frequencies          | -     | -      | 200 | ps   |
| $\Delta f_{i(XTAL1)}$          | input frequency tolerance on<br>pin XTAL1 |                            | -     | -      | 200 | ppm  |
| $\delta_{i(\text{XTAL1})}$     | input duty cycle on pin XTAL1             |                            | [1] _ | 50     | -   | %    |
| t <sub>r(XTAL1)</sub>          | rise time on pin XTAL1                    | only for square wave input | -     | -      | 5   | ns   |
| t <sub>f(XTAL1)</sub>          | fall time on pin XTAL1                    | only for square wave input | -     | -      | 5   | ns   |

[1] The internal PLL is triggered only on the positive edge from the crystal oscillator. Therefore, the duty cycle is not critical.

### Table 64. Dynamic characteristics: CLOCK output

 $V_{CC} = 3.0 \text{ V}$  to 4.5 V;  $V_{CC(l/O)} = 1.4 \text{ V}$  to 1.95 V;  $T_{amb} = -40 \degree C$  to +85 °C; unless otherwise specified. Typical case refers to  $V_{CC} = 3.6 \text{ V}$ ;  $V_{CC(l/O)} = 1.8 \text{ V}$ ;  $T_{amb} = +25 \degree C$ ; unless otherwise specified.

| • ·                            |                                      |            | •      |        |        |      |
|--------------------------------|--------------------------------------|------------|--------|--------|--------|------|
| Symbol                         | Parameter                            | Conditions | Min    | Тур    | Max    | Unit |
| f <sub>o(CLOCK)</sub>          | output frequency on pin CLOCK        |            | 59.970 | 60.000 | 60.030 | MHz  |
| t <sub>jit(o)(CLOCK)</sub> RMS | RMS output jitter on pin CLOCK       |            | -      | -      | 500    | ps   |
| $\delta_{o(\text{CLOCK})}$     | output clock duty cycle on pin CLOCK |            | 40     | 50     | 60     | %    |

ISP1508A\_ISP1508B\_2
Product data sheet

| Symbol            | Parameter           | Conditions  | Min          | Тур | Max | Unit |
|-------------------|---------------------|---|--------------|-----|-----|------|
| t <sub>su</sub>   | set-up time         | set-up time with respect to the positive edge of CLOCK;<br>input-only pin (STP) and bidirectional pins (DATA[7:0]) as<br>inputs | 6.0          | -   | -   | ns   |
| t <sub>h</sub>    | hold time           | hold time with respect to the positive edge of CLOCK;<br>input-only pin (STP) and bidirectional pins (DATA[7:0]) as<br>inputs   | 0.0          | -   | -   | ns   |
| t <sub>d(o)</sub> | output delay        | output delay with respect to the positive edge of CLOCK; output-only pins (DIR, NXT)  | -            | -   | 9.0 | ns   |
|                   |                     | output delay with respect to the positive edge of CLOCK; bidirectional pins as output (DATA[7:0])                               | -            | -   | 9.0 | ns   |
| CL                | load<br>capacitance | DATA[7:0], CLOCK, DIR, NXT, STP; $V_{CC(I/O)} = 1.4 \text{ V to}$ 1.65 V  | <u>[1]</u> _ | -   | 10  | pF   |
|                   |                     | DATA[7:0], CLOCK, DIR, NXT, STP; $V_{CC(I/O)} = 1.65$ V to 1.95 V   | <u>[1]</u> - | -   | 20  | pF   |

## Table 65. Dynamic characteristics: digital I/O pins (SDR)

 $V_{CC} = 3.0 \text{ V}$  to 4.5 V:  $V_{CC}(v_0) = 1.4 \text{ V}$  to 1.95 V:  $T_{amb} = -40 \text{ °C}$  to +85 °C: unless otherwise specified.

[1] Load capacitance on each ULPI pin.

## Table 66. Dynamic characteristics: digital I/O pins (DDR)

 $V_{CC} = 3.0 \text{ V to } 4.5 \text{ V}; V_{CC(I/O)} = 1.65 \text{ V to } 1.95 \text{ V}; T_{amb} = -40 \text{ }^{\circ}C \text{ to } +85 \text{ }^{\circ}C;$  unless otherwise specified.

| Symbol                      | Parameter            | Conditions  | Min            | Тур | Max | Unit |
|-----------------------------|----------------------|---|----------------|-----|-----|------|
| Symbol                      | i aranielei          | Conditions  | IVIIII         | iyp | max | Unit |
| t <sub>su</sub> set-up time |                      | set-up time with respect to the positive edge of CLOCK; input-only pin (STP)                                    | 6.0            | -   | -   | ns   |
|                             |                      | set-up time with respect to the positive and negative edges of CLOCK; bidirectional pins (DATA[3:0]) as inputs  | <u>[1]</u> 4.4 | -   | -   | ns   |
| t <sub>h</sub>              | hold time            | hold time with respect to the positive edge of CLOCK; input-only pin (STP)                                      | 0.0            | -   | -   | ns   |
|                             |                      | hold time with respect to the positive and negative edges of CLOCK; bidirectional pins (DATA[7:0]) as inputs    | 0.0            | -   | -   | ns   |
| t <sub>d(o)</sub>           | output delay<br>time | output delay with respect to the positive edge of CLOCK; output-only pins (DIR, NXT)                            | -              | -   | 9.0 | ns   |
|                             |                      | output delay with respect to the positive and negative edges of CLOCK; bidirectional pins as output (DATA[3:0]) | -              | -   | 4.0 | ns   |
| CL                          | load<br>capacitance  | DATA[3:0], CLOCK, DIR, NXT, STP   | [2] _          | -   | 15  | pF   |
|                             |                      |   |                |     |     |      |

[1] Note that the value exceeds that specified in UTMI+ Low Pin Interface (ULPI) Specification Rev. 1.1.

[2] Load capacitance on each ULPI pin.

## Table 67. Dynamic characteristics: analog I/O pins (DP, DM) in USB mode

 $V_{CC} = 3.0 \text{ V}$  to 4.5 V;  $V_{CC(I/O)} = 1.4 \text{ V}$  to 1.95 V;  $T_{amb} = -40 \text{ °C}$  to +85 °C; unless otherwise specified.

|                  | ( )                       |  |     |     |                  |                     |
|------------------|---------------------------|--|-----|-----|------------------|---------------------|
| Symbol           | Parameter                 | Conditions                                       | Min | Тур | Max              | Unit                |
| High-spe         | ed driver characteristics |  |     |     |                  |                     |
| t <sub>HSR</sub> | rise time (10 % to 90 %)  | drive 45 $\Omega$ to GND on DP and DM            | 500 | -   | -                | ps                  |
| t <sub>HSF</sub> | fall time (10 % to 90 %)  | drive 45 $\Omega$ to GND on DP and DM            | 500 | -   | -                | ps                  |
| Full-spee        | ed driver characteristics |  |     |     |                  |                     |
| t <sub>FR</sub>  | rise time                 | $C_L$ = 50 pF; 10 % to 90 % of $ V_{OH}-V_{OL} $ | 4   | -   | 20               | ns                  |
| ISP1508A_ISP15   | 08B_2                     |  |     |     | © NXP B.V. 2008. | All rights reserved |
| Product da       | ata sheet                 | Rev. 02 — 13 March 2008                          |     |     |                  | 66 of 86            |

# **ULPI HS USB OTG transceiver**

| Symbol            | Parameter                                | Conditions  | Min | Тур | Max   | Unit |
|-------------------|--|---|-----|-----|-------|------|
| t <sub>FF</sub>   | fall time                                | $C_L$ = 50 pF; 10 % to 90 % of $ V_{OH}-V_{OL} $  | 4   | -   | 20    | ns   |
| t <sub>FRFM</sub> | differential rise and fall time matching | $t_{\mbox{\scriptsize FR}}/t_{\mbox{\scriptsize FF}};$ excluding the first transition from the idle state | 90  | -   | 111.1 | %    |
| Low-spe           | ed driver characteristics                |   |     |     |       |      |
| t <sub>LR</sub>   | transition time: rise time               | $C_L$ = 200 pF to 600 pF; 1.5 k $\Omega$ pull-up on DM enabled; 10 % to 90 % of $ V_{OH} - V_{OL} $       | 75  | -   | 300   | ns   |
| t <sub>LF</sub>   | transition time: fall time               | $C_L$ = 200 pF to 600 pF; 1.5 k $\Omega$ pull-up on DM enabled; 10 % to 90 % of $ V_{OH} - V_{OL} $       | 75  | -   | 300   | ns   |
| t <sub>LRFM</sub> | rise and fall time matching              | $t_{\mbox{LR}}/t_{\mbox{LF}};$ excluding the first transition from the idle state                         | 80  | -   | 125   | %    |

# Table 67. Dynamic characteristics: analog I/O pins (DP, DM) in USB mode ...continued Voo = 3.0 V to 4.5 V/V to 4.5 V/V to 4.6 V/V To 1000 V/V TO 10000 V/V TO 10000 V/V TO 1000 V/V TO 1000 V/V T

aifind

# Table 68. Dynamic characteristics: analog I/O pins (DP, DM) in transparent UART mode

 $V_{CC} = 3.0 \text{ V to } 4.5 \text{ V}; V_{CC(I/O)} = 1.4 \text{ V to } 1.95 \text{ V}; T_{amb} = -40 \degree C \text{ to } +85 \degree C;$  unless otherwise specified.

| Symbol                | Parameter                                 | Conditions                       | Min | Тур | Max | Unit |
|-----------------------|---|----------------------------------|-----|-----|-----|------|
| Full-speed            | driver characteristics (DM onl            | y)                               |     |     |     |      |
| t <sub>r(UART)</sub>  | rise time for UART TXD                    | $C_L$ = 185 pF; 0.37 V to 2.16 V | 25  | -   | 75  | ns   |
| t <sub>f(UART)</sub>  | fall time for UART TXD                    | $C_L$ = 185 pF; 2.16 V to 0.37 V | 25  | -   | 75  | ns   |
| t <sub>PLH(drv)</sub> | driver propagation delay<br>(LOW to HIGH) | $C_L$ = 185 pF; DATA0 to DM      | -   | -   | 39  | ns   |
| t <sub>PHL(drv)</sub> | driver propagation delay<br>(HIGH to LOW) | $C_L$ = 185 pF; DATA0 to DM      | -   | -   | 34  | ns   |
| Low-speed             | driver characteristics (DM on             | ly)                              |     |     |     |      |
| t <sub>r(UART)</sub>  | rise time for UART TXD                    | $C_L$ = 185 pF; 0.37 V to 2.16 V | 100 | -   | 400 | ns   |
| t <sub>f(UART)</sub>  | fall time for UART TXD                    | $C_L$ = 185 pF; 2.16 V to 0.37 V | 100 | -   | 400 | ns   |
| t <sub>PLH(drv)</sub> | driver propagation delay<br>(LOW to HIGH) | $C_L$ = 185 pF; DATA0 to DM      | -   | -   | 614 | ns   |
| t <sub>PHL(drv)</sub> | driver propagation delay<br>(HIGH to LOW) | $C_L$ = 185 pF; DATA0 to DM      | -   | -   | 614 | ns   |
| Full-speed            | receiver characteristics (DP o            | nly)                             |     |     |     |      |
| t <sub>PLH(rcv)</sub> | receiver propagation delay (LOW to HIGH)  | DP to DATA1                      | -   | -   | 7   | ns   |
| t <sub>PHL(rcv)</sub> | receiver propagation delay (HIGH to LOW)  | DP to DATA1                      | -   | -   | 7   | ns   |
| Low-speed             | receiver characteristics (DP of           | only)                            |     |     |     |      |
| t <sub>PLH(rcv)</sub> | receiver propagation delay (LOW to HIGH)  | DP to DATA1                      | -   | -   | 7   | ns   |
| t <sub>PHL(rcv)</sub> | receiver propagation delay (HIGH to LOW)  | DP to DATA1                      | -   | -   | 7   | ns   |

ISP1508A\_ISP1508B\_2

**ULPI HS USB OTG transceiver** 


| Symbol                | Parameter                                    | Conditions  | Min | Тур | Max | Unit |
|-----------------------|--|---|-----|-----|-----|------|
| Driver tir            | ning   |   |     |     |     |      |
| t <sub>PLH(drv)</sub> | driver propagation delay (LOW to HIGH)       | TX_DAT, TX_SE0 to DP, DM;<br>see <u>Figure 25</u>       | -   | -   | 11  | ns   |
| t <sub>PHL(drv)</sub> | driver propagation delay (HIGH to LOW)       | TX_DAT, TX_SE0 to DP, DM;<br>see <u>Figure 25</u>       | -   | -   | 11  | ns   |
| t <sub>PHZ</sub>      | driver disable delay from HIGH level         | TX_ENABLE to DP, DM;<br>see <u>Figure 26</u>            | -   | -   | 12  | ns   |
| t <sub>PLZ</sub>      | driver disable delay from LOW level          | TX_ENABLE to DP, DM;<br>see <u>Figure 26</u>            | -   | -   | 12  | ns   |
| t <sub>PZH</sub>      | driver enable delay to HIGH level            | TX_ENABLE to DP, DM;<br>see <u>Figure 26</u>            | -   | -   | 20  | ns   |
| t <sub>PZL</sub>      | driver enable delay to LOW level             | TX_ENABLE to DP, DM;<br>see <u>Figure 26</u>            | -   | -   | 20  | ns   |
| Receiver              | timing                                       |   |     |     |     |      |
| Differentia           | al receiver                                  |   |     |     |     |      |
| t <sub>PLH(rcv)</sub> | receiver propagation delay (LOW to HIGH)     | DP, DM to RX_RCV, RX_DP and RX_DM; see <u>Figure 27</u> | -   | -   | 17  | ns   |
| t <sub>PHL(rcv)</sub> | receiver propagation delay (HIGH to LOW)     | DP, DM to RX_RCV, RX_DP and RX_DM; see <u>Figure 27</u> | -   | -   | 17  | ns   |
| Single-en             | ded receiver                                 |   |     |     |     |      |
| t <sub>PLH(se)</sub>  | single-ended propagation delay (LOW to HIGH) | DP, DM to RX_RCV, RX_DP and RX_DM; see <u>Figure 27</u> | -   | -   | 17  | ns   |
| t <sub>PHL(se)</sub>  | single-ended propagation delay (HIGH to LOW) | DP, DM to RX_RCV, RX_DP and RX_DM; see Figure 27        | -   | -   | 17  | ns   |
|                       | (  | <u> </u>  |     |     |     |      |


Table 69. Dynamic characteristics: analog I/O pins (DP, DM) in serial mode  $V_{00} = 3.0 V$  to 4.5 V;  $V_{00}$  where = 1.4 V to 1.95 V;  $T_{00} = -40^{\circ}$ C to  $\pm 85^{\circ}$ C; unless off

ruise enerified ...

ISP1508A\_ISP1508B\_2

**ULPI HS USB OTG transceiver** 





ISP1508A\_ISP1508B\_2


**ULPI HS USB OTG transceiver** 


# **16. Application information**

| Designator           | Application   | Part type                 | Remark   |
|----------------------|---|---------------------------|--|
| R <sub>RREF</sub>    | mandatory in all applications   | 12 k $\Omega \pm$ 1 %     | -  |
| R <sub>S(VBUS)</sub> | recommended for peripherals<br>or external 5 V applications   | 1 k $\Omega \pm 5$ %      | -  |
| C <sub>XTAL</sub>    | in all applications   | 18 pF $\pm$ 20 %          | -  |
| C <sub>VBUS</sub>    | mandatory for peripherals   | 1 μF to 10 μF             | use low ESR capacitor  |
|                      | mandatory for host  | 120 μF (min)              | use low ESR capacitor  |
|                      | mandatory for OTG   | 1 μF to 6.5 μF            | use low ESR capacitor  |
| C <sub>bypass</sub>  | highly recommended for all applications   | $0.1~\mu\text{F}\pm20~\%$ | -  |
| C <sub>filter</sub>  | highly recommended for all applications   | $4.7~\mu\text{F}\pm20~\%$ | use ESR = 300 $\Omega$ type capacitor for best performance   |
| R <sub>pullup</sub>  | recommended; for<br>applications with an external<br>V <sub>BUS</sub> supply controlled by<br>PSW_N | 10 κΩ                     | -  |
| D <sub>ESD</sub>     | recommended to prevent damages from ESD   | IP4359CX4/LF              | Wafer-Level Chip-Scale Package (WLCSP); ESD<br>IEC 61000-4-2 level 4; ±15 kV contact; ±15 kV air<br>discharge compliant protection |
| xtal                 | mandatory in all applications   | 13 MHz                    | 50 ppm; C <sub>L</sub> = 10 pF; R <sub>S</sub> < 300 $\Omega$ ; C <sub>XTAL</sub> = 18 pF  |
|                      |   | 19.2 MHz                  | 50 ppm; C <sub>L</sub> = 10 pF; R <sub>S</sub> < 220 $\Omega$ ; C <sub>XTAL</sub> = 18 pF  |
|                      |   | 24 MHz                    | 50 ppm; C <sub>L</sub> = 10 pF; R <sub>S</sub> < 160 $\Omega$ ; C <sub>XTAL</sub> = 18 pF  |
|                      |   | 26 MHz                    | 50 ppm; C <sub>L</sub> = 10 pF; R <sub>S</sub> < 130 $\Omega$ ; C <sub>XTAL</sub> = 18 pF  |
|                      |   | CSTCE26M0XK2***-R0[1]     | C <sub>XTAL</sub> is not required  |

[1] For more information, contact Murata.


ISP1508A\_ISP1508B\_2








ULPI HS USB OTG transceiver



**ULPI HS USB OTG transceiver** 

# 17. Package outline



#### Fig 32. Package outline SOT912-1 (TFBGA36)

ISP1508A\_ISP1508B\_2

## **18. Soldering of SMD packages**

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

#### 18.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 18.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- · The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

#### 18.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

ISP1508A\_ISP1508B\_2
Product data sheet

### 18.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 33</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 71 and 72

#### Table 71. SnPb eutectic process (from J-STD-020C)

| <b>.</b> . , | Package reflow temperature (°C) |       |
|--------------|---------------------------------|-------|
|              | Volume (mm <sup>3</sup> )       |       |
|              | < 350                           | ≥ 350 |
| < 2.5        | 235                             | 220   |
| ≥ 2.5        | 220                             | 220   |


#### Table 72. Lead-free process (from J-STD-020C)

| Package thickness (mm) | Package reflow temperature (°C) |             |        |  |
|------------------------|---------------------------------|-------------|--------|--|
|                        | Volume (mm <sup>3</sup> )       |             |        |  |
|                        | < 350                           | 350 to 2000 | > 2000 |  |
| < 1.6                  | 260                             | 260         | 260    |  |
| 1.6 to 2.5             | 260                             | 250         | 245    |  |
| > 2.5                  | 250                             | 245         | 245    |  |

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 33.

**ULPI HS USB OTG transceiver** 



For further information on temperature profiles, refer to Application Note *AN10365 "Surface mount reflow soldering description"*.

## 19. Soldering of through-hole mount packages

### **19.1** Introduction to soldering through-hole mount packages

This text gives a very brief insight into wave, dip and manual soldering.

Wave soldering is the preferred method for mounting of through-hole mount IC packages on a printed-circuit board.

### 19.2 Soldering by dipping or by solder wave

Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing. Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ( $T_{stg(max)}$ ). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

### 19.3 Manual soldering

Apply the soldering iron (24 V or less) to the lead(s) of the package, either below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300  $^{\circ}$ C it may remain in contact for up to 10 seconds. If the bit temperature is between 300  $^{\circ}$ C and 400  $^{\circ}$ C, contact may be up to 5 seconds.

ISP1508A\_ISP1508B\_2

### 19.4 Package related soldering information

#### Table 73. Suitability of through-hole mount IC packages for dipping and wave soldering

| Package                         | Soldering method |                         |
|---------------------------------|------------------|-------------------------|
|                                 | Dipping          | Wave                    |
| CPGA, HCPGA                     | -                | suitable                |
| DBS, DIP, HDIP, RDBS, SDIP, SIL | suitable         | suitable <sup>[1]</sup> |
| PMFP <sup>[2]</sup>             | -                | not suitable            |

[1] For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board.

[2] For PMFP packages hot bar soldering or manual soldering is suitable.

## **20. Abbreviations**

| Table 74. | Abbreviations                             |
|-----------|---|
| Acronym   | Description                               |
| ASIC      | Application-Specific Integrated Circuit   |
| ATX       | Analog USB Transceiver                    |
| CDM       | Charge Device Model                       |
| CD-RW     | Compact Disc-ReWritable                   |
| DDR       | Dual Data Rate                            |
| EMI       | ElectroMagnetic Interference              |
| EOP       | End-Of-Packet                             |
| ESD       | ElectroStatic Discharge                   |
| ESR       | Effective Series Resistance               |
| FPGA      | Field Programmable Gate-Array             |
| FS        | Full-Speed                                |
| HBM       | Human Body Model                          |
| HNP       | Host Negotiation Protocol                 |
| HS        | High-Speed                                |
| ID        | Identification                            |
| IEC       | International Electrotechnical Commission |
| LS        | Low-Speed                                 |
| MM        | Machine Model                             |
| NRZI      | Non-Return to Zero Inverted               |
| OTG       | On-The-Go                                 |
| PDA       | Personal Digital Assistant                |
| PHY       | Physical                                  |
| PID       | Packet Identifier                         |
| PLL       | Phase-Locked Loop                         |
| POR       | Power-On Reset                            |
| RXCMD     | Receive Command                           |
| RXD       | Receive Data                              |
| SDR       | Single Data Rate                          |

ISP1508A\_ISP1508B\_2

### **NXP Semiconductors**

# ISP1508A; ISP1508B

ULPI HS USB OTG transceiver

| Table 74. | Abbreviations continued                     |
|-----------|---|
| Acronym   | Description                                 |
| SE0       | Single-Ended Zero                           |
| SOC       | System-On-Chip                              |
| SOF       | Start-Of-Frame                              |
| SRP       | Session Request Protocol                    |
| SYNC      | Synchronous                                 |
| TTL       | Transistor-Transistor Logic                 |
| TXCMD     | Transmit Command                            |
| TXD       | Transmit Data                               |
| UART      | Universal Asynchronous Receiver-Transmitter |
| ULPI      | UTMI+ Low Pin Interface                     |
| USB       | Universal Serial Bus                        |
| USB-IF    | USB Implementers Forum                      |
| UTMI      | USB Transceiver Macrocell Interface         |
| UTMI+     | USB Transceiver Macrocell Interface Plus    |
| WLCSP     | Wafer-Level Chip-Scale Package              |

## 21. Glossary

A-device — An OTG device with an attached micro-A plug.

B-device — An OTG device with an attached micro-B plug.

Link — ASIC, SOC or FPGA that contains the USB host or peripheral core.

PHY — Physical layer containing the USB transceiver.

## 22. References

- [1] Universal Serial Bus Specification Rev. 2.0
- [2] On-The-Go Supplement to the USB 2.0 Specification Rev. 1.3
- [3] ECN\_27%\_Resistor
- [4] UTMI+ Low Pin Interface (ULPI) Specification Rev. 1.1
- [5] UTMI+ Specification Rev. 1.0
- [6] USB 2.0 Transceiver Macrocell Interface (UTMI) Specification Ver. 1.05
- [7] Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM) (JESD22-A114D)
- [8] Electrostatic Discharge (ESD) Sensitivity Testing Machine Model (MM) (JESD22-A115-A)
- [9] Field-Induced Charged-Device Model Test Method for Electrostatic Discharge-Withstand Thresholds of Microelectronic Components (JESD22-C101C)
- [10] Electromagnetic compatibility (EMC) Part 4-2: Testing and measurement techniques Electrostatic discharge immunity test (IEC 61000-4-2)

ISP1508A\_ISP1508B\_2

# 23. Revision history

| ISP1508A_ISP1508B_2       20080313       Product data sheet       -       ISP1508A_ISP1508B_1         Modifications: <ul> <li>Changed On-The-Go Supplement to the USB 2.0 Specification from Rev. 1.2 to Rev. 1.3.</li> <li>Changed JESD22-C101-A to JESD22-C101C</li> <li>Section 2 "Features": updated the fourth item under feature "Highly optimized ULPI-compliant interface".</li> <li>Section 8.7.2.1 "V<sub>BUS</sub> valid comparator": updated the first sentence.</li> <li>Section 9.1 "Power modes": updated the first paragraph.</li> <li>Table 8 "Pin states in power-down mode": updated the last column header.</li> <li>Section 9.2.2 "Low-power mode": corrected the table reference in the second paragraph.</li> <li>Section 10.7.1 "Full-speed or low-speed host-initiated suspend and resume": updated the second step.</li> <li>Table 30 "Function Control register (address R = 04h to 06h, W = 04h, S = 05h, C = 06h) bit description": updated table reference for bit 2.</li> <li>Table 50 "Limiting values": updated.</li> <li>Table 63 "Dynamic characteristics: clock applied to XTAL1": updated the conditions column.</li> <li>Table 64 "Dynamic characteristics: CLOCK output": updated the min and max values of <math>\delta_{o}(cLOCK)</math>.</li> <li>Table 65 "Dynamic characteristics: digital I/O pins (SDR)": updated the value of CL for V<sub>CC(I/O)</sub> = 1.4 V to 1.65 V.</li> <li>Table 66 "Dynamic characteristics: digital I/O pins (DDR)": added Table note 1.</li> <li>Section 22 "References": updated the list.</li> </ul> | Document ID         | Release date  | Data sheet status   | Change notice   | Supersedes   |
|--|---------------------|---|---|---|--|
| <ul> <li>Changed JESD22-C101-A to JESD22-C101C</li> <li>Section 2 "Features": updated the fourth item under feature "Highly optimized ULPI-compliant interface".</li> <li>Section 8.7.2.1 "V<sub>BUS</sub> valid comparator": updated the first sentence.</li> <li>Section 9.1 "Power modes": updated the first paragraph.</li> <li>Table 8 "Pin states in power-down mode": updated the last column header.</li> <li>Section 9.2.2 "Low-power mode": corrected the table reference in the second paragraph.</li> <li>Section 10.7.1 "Full-speed or low-speed host-initiated suspend and resume": updated the second step.</li> <li>Table 30 "Function Control register (address R = 04h to 06h, W = 04h, S = 05h, C = 06h) bit description": updated table reference for bit 2.</li> <li>Table 50 "Limiting values": updated.</li> <li>Table 52 "Static characteristics: supply pins": updated the conditions column.</li> <li>Table 63 "Dynamic characteristics: clock applied to XTAL1": updated the conditions column.</li> <li>Table 64 "Dynamic characteristics: digital I/O pins (SDR)": updated the value of C<sub>L</sub> for V<sub>CC(VO)</sub> = 1.4 V to 1.65 V.</li> <li>Table 66 "Dynamic characteristics: digital I/O pins (DDR)": added Table note 1.</li> </ul>   | ISP1508A_ISP1508B_2 | 20080313  | Product data sheet  | -   | ISP1508A_ISP1508B_1  |
| Section 22 "References": updated the list.   |                     | • Changed <i>O</i><br>• Changed JE<br>• Section 2 "F<br>ULPI-compl<br>• Section 8.7.<br>• Section 9.1<br>• Table 8 "Pin<br>• Section 9.2.<br>• Section 10.<br>• second step<br>• Table 30 "Fu<br>bit descriptii<br>• Table 50 "Li<br>• Table 52 "Si<br>• Table 63 "D<br>• Table 65 "D<br>• V <sub>CC</sub> (I/O) = 1. | n-The-Go Supplement to the<br>ESD22-C101-A to JESD22-C<br>features": updated the fourth<br>iant interface".<br>2.1 "V <sub>BUS</sub> valid comparator"<br>2.2 "Session valid comparator"<br>2.1 "Four-speed": updated the<br>states in power-down mode<br>2 "Low-power mode": correct<br>7.1 "Full-speed or low-speed<br>0.<br>unction Control register (add<br>on": updated table reference<br>miting values": updated.<br>iatic characteristics: supply p<br>ynamic characteristics: clock<br>ynamic characteristics: clock<br>ynamic characteristics: digita<br>4 V to 1.65 V. | 2101C<br>a item under feature "Hi<br>: updated the first sente<br>or": updated the secon<br>e first paragraph.<br>:': updated the last colu-<br>ted the table reference<br>I host-initiated suspend<br>ress R = 04h to 06h, W<br>for bit 2.<br><u>bins</u> ": updated the cond<br>: applied to XTAL1": updated th<br><u>al I/O pins (SDR)</u> ": updated th | a from Rev. 1.2 to Rev. 1.3.<br>ghly optimized<br>ence.<br>d sentence.<br>umn header.<br>in the second paragraph.<br>and resume": updated the<br>I = 04h, S = 05h, C = 06h)<br>litions column.<br>dated the conditions column<br>e min and max values of<br>ated the value of C <sub>L</sub> for |
|  |                     | Section 22 <sup>4</sup>   | References": updated the list   | st.   | _  |

ISP1508A\_ISP1508B\_2

# 24. Legal information

### 24.1 Data sheet status

| Document status[1][2]          | Product status <sup>[3]</sup> | Definition  |
|--------------------------------|-------------------------------|---|
| Objective [short] data sheet   | Development                   | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification                 | This document contains data from the preliminary specification.                       |
| Product [short] data sheet     | Production                    | This document contains the product specification.                                     |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

### 24.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

### 24.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

### 24.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

# 25. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

ISP1508A\_ISP1508B\_2

**ULPI HS USB OTG transceiver** 

# 26. Tables

| Table 1.  | Ordering information                                      |
|-----------|---|
| Table 2.  | Pin description   |
| Table 3.  | OTG Control register power control bits8                  |
| Table 4.  | Recommended V <sub>BUS</sub> capacitor value9             |
| Table 5.  | Allowed crystal or clock frequency on the XTAL1           |
|           | pin   |
| Table 6.  | External capacitor values for 13 MHz or 19.2 MHz          |
|           | clock frequency   |
| Table 7.  | External capacitor values for 24 MHz or 26 MHz            |
|           | clock frequency   |
| Table 8.  | Pin states in power-down mode                             |
| Table 9.  | ULPI signal description                                   |
| Table 10. | Signal mapping during low-power mode22                    |
| Table 11. | Signal mapping for 6-pin serial mode23                    |
| Table 11. | Signal mapping for 3-pin serial mode                      |
|           |   |
| Table 13. | UART signal mapping                                       |
| Table 14. | Operating states and their corresponding resistor         |
| T.I.I. 45 | settings  |
| Table 15. | TXCMD byte format   |
| Table 16. | RXCMD byte format   |
| Table 17. | LINESTATE[1:0] encoding for upstream facing               |
|           | ports: peripheral   |
| Table 18. | LINESTATE[1:0] encoding for downstream facing             |
|           | ports: host   |
| Table 19. | Encoded V <sub>BUS</sub> voltage state                    |
| Table 20. | V <sub>BUS</sub> indicators in RXCMD required for typical |
|           | applications  |
| Table 21. | Encoded USB event signals                                 |
| Table 22. | PHY pipeline delays                                       |
| Table 23. | Link decision times                                       |
| Table 24. | Register map  |
| Table 25. | Vendor ID Low register (address R = 00h) bit              |
|           | description   |
| Table 26. | Vendor ID High register (address R = 01h) bit             |
|           | description   |
| Table 27. | Product ID Low register (address R = 02h) bit             |
|           | description   |
| Table 28. | Product ID High register (address $R = 03h$ ) bit         |
| 10010 20. | description   |
| Table 29. | Function Control register (address                        |
|           | R = 04h  to  06h, W = 04h, S = 05h, C = 06h)  bit         |
|           | allocation  |
| Table 20  | Function Control register (address                        |
| Table 30. | R = 04h to 06h, $W = 04h$ , $S = 05h$ , $C = 06h$ ) bit   |
|           |   |
| Table 04  | description   |
| Table 31. | Interface Control register (address                       |
|           | R = 07h to 09h, $W = 07h$ , $S = 08h$ , $C = 09h$ ) bit   |
|           | allocation  |

| Table 32.               | Interface Control register (address $R = 07h$ to 09h,  |
|-------------------------|--|
| Table 33.               | W = 07h, S = 08h, C = 09h) bit description $\dots$ 53<br>OTG Control register (address R = 0Ah to 0Ch, |
| 10010 00.               | W = 0Ah, S = 0Bh, C = 0Ch) bit allocation54  |
| Table 34.               | OTG Control register (address $R = 0Ah$ to 0Ch,  |
|                         | W = 0Ah, S = 0Bh, C = 0Ch) bit description54   |
| Table 35.               | USB Interrupt Enable Rising register (address  |
| Table 55.               | R = 0Dh to $0Fh$ , $W = 0Dh$ , $S = 0Eh$ , $C = 0Fh$ ) bit   |
|                         |  |
| Table 00                | allocation   |
| Table 36.               |  |
|                         | R = 0Dh to 0Fh, $W = 0Dh$ , $S = 0Eh$ , $C = 0Fh$ ) bit  |
| <b>T</b> 1 1 0 <b>T</b> | description  |
| Table 37.               | USB Interrupt Enable Falling register (address   |
|                         | R = 10h  to  12h, W = 10h, S = 11h, C = 12h)  bit  |
|                         | allocation   |
| Table 38.               | USB Interrupt Enable Falling register (address   |
|                         | R = 10h  to  12h, W = 10h, S = 11h, C = 12h)  bit  |
|                         | description  |
| Table 39.               | USB Interrupt Status register (address R = 13h)  |
|                         | bit allocation   |
| Table 40.               | USB Interrupt Status register (address R = 13h)  |
|                         | bit description  |
| Table 41.               | USB Interrupt Latch register (address R = 14h) bit   |
|                         | allocation   |
| Table 42.               | USB Interrupt Latch register (address R = 14h) bit   |
|                         | description  |
| Table 43.               | Debug register (address R = 15h) bit   |
|                         | allocation   |
| Table 44.               | Debug register (address R = 15h) bit   |
|                         | description  |
| Table 45.               | Scratch register (address R = 16h to 18h,  |
|                         | W = 16h, S = 17h, C = 18h) bit description $\dots 57$  |
| Table 46.               | Carkit Control register (address R = 19h to 1Bh,   |
|                         | W = 19h, S = 1Ah, C = 1Bh) bit allocation 58   |
| Table 47.               | Carkit Control register (address R = 19h to 1Bh,   |
|                         | W = 19h, S = 1Ah, C = 1Bh) bit description58   |
| Table 48.               | Power Control register (address $R = 3Dh$ to $3Fh$ ,   |
|                         | W = 3Dh, S = 3Eh, C = 3Fh) bit allocation58  |
| Table 49.               | Power Control register (address $R = 3Dh$ to $3Fh$ ,   |
|                         | W = 3Dh, S = 3Eh, C = 3Fh) bit description58   |
| Table 50.               | Limiting values  |
| Table 51.               | Recommended operating conditions   |
| Table 52.               | Static characteristics: supply pins60  |
| Table 53.               | Static characteristics: digital pins60   |
| Table 54.               | Static characteristics: digital pin FAULT61  |
| Table 55.               | Static characteristics: digital pin PSW_N61  |
| Table 56.               | Static characteristics: analog pins (DP, DM)61   |
| Table 57.               | Static characteristics: analog pin $V_{BUS}$ 63  |
|                         |  |

#### continued >>

ISP1508A\_ISP1508B\_2

**ULPI HS USB OTG transceiver** 

| Table 58. | Static characteristics: ID detection circuit64    |
|-----------|---|
| Table 59. | Static characteristics: resistor reference64      |
| Table 60. | Static characteristics: regulator                 |
| Table 61. | Static characteristics: pin XTAL164               |
| Table 62. | Dynamic characteristics: reset and power65        |
| Table 63. | Dynamic characteristics: clock applied to         |
|           | XTAL1   |
| Table 64. | Dynamic characteristics: CLOCK output65           |
| Table 65. | Dynamic characteristics: digital I/O pins         |
|           | (SDR)   |
| Table 66. | Dynamic characteristics: digital I/O pins         |
|           | (DDR)   |
| Table 67. | Dynamic characteristics: analog I/O pins (DP, DM) |
|           | in USB mode                                       |
| Table 68. | Dynamic characteristics: analog I/O pins (DP, DM) |
|           | in transparent UART mode                          |
| Table 69. | Dynamic characteristics: analog I/O pins (DP, DM) |
|           | in serial mode                                    |
| Table 70. | Recommended bill of materials                     |
| Table 71. | SnPb eutectic process (from J-STD-020C)76         |
| Table 72. | Lead-free process (from J-STD-020C)76             |
| Table 73. | Suitability of through-hole mount IC packages for |
|           | dipping and wave soldering                        |
| Table 74. | Abbreviations                                     |
| Table 75. | Revision history80                                |

ISP1508A\_ISP1508B\_2

### **ULPI HS USB OTG transceiver**

# 27. Figures

| Fig 1.  | Block diagram4   |
|---------|--|
| Fig 2.  | Pin configuration  |
| Fig 3.  | V <sub>BUS</sub> pin internal pull-up and pull-down scheme .10 |
| Fig 4.  | Digital overcurrent detection scheme                           |
| Fig 5.  | Internal power-on reset timing                                 |
| Fig 6.  | Power-up and reset sequence required before the                |
| -       | ULPI bus is ready for use                                      |
| Fig 7.  | Interface behavior with respect to the CHIP_SEL                |
| -       | pin  |
| Fig 8.  | Interface behavior when entering UART mode26                   |
| Fig 9.  | Interface behavior when exiting UART mode26                    |
| Fig 10. | Single and back-to-back RXCMDs from the                        |
|         | ISP1508 to the link  |
| Fig 11. | RXCMD A_VBUS_VLD indicator source                              |
| Fig 12. | Example of register write, register read, extended             |
|         | register write and extended register read                      |
| Fig 13. | USB reset and high-speed detection handshake                   |
|         | (chirp) sequence   |
| Fig 14. | Example of using the ISP1508 to transmit and                   |
|         | receive USB data   |
| Fig 15. | High-speed transmit-to-transmit packet timing38                |
| Fig 16. | High-speed receive-to-transmit packet timing39                 |
| Fig 17. | Preamble sequence  |
| Fig 18. | Full-speed suspend and resume                                  |
| Fig 19. | High-speed suspend and resume43                                |
| Fig 20. | Remote wake-up from low-power mode45                           |
| Fig 21. | Transmitting USB packets without automatic SYNC                |
|         | and EOP generation46   |
| Fig 22. | Example of transmit followed by receive in 6-pin               |
|         | serial mode  |
| Fig 23. | Example of transmit followed by receive in 3-pin               |
|         | serial mode  |
| Fig 24. | Rise time and fall time  |
| Fig 25. | Timing of TX_DAT and TX_SE0 to DP and DM69                     |
| Fig 26. | Timing of TX_ENABLE to DP and DM69                             |
| Fig 27. | Timing of DP and DM to RX_RCV, RX_DP and                       |
|         | RX_DM69  |
| Fig 28. | ULPI timing interface  |
| Fig 29. | ISP1508 in peripheral only application71                       |
| Fig 30. | ISP1508 in OTG application72                                   |
| Fig 31. | ISP1508 in host application                                    |
| Fig 32. | Package outline SOT912-1 (TFBGA36)74                           |
| Fig 33. | Temperature profiles for large and small                       |
|         | components   |

**ULPI HS USB OTG transceiver** 

## 28. Contents

| 1            | General description 1  |
|--------------|--|
| 2            | Features 1   |
| 3            | Applications 3   |
| 4            | Ordering information 3   |
| 5            | Block diagram 4  |
| 6            | Pinning information 5  |
| 6.1          | Pinning  |
| 6.2          | Pin description 5  |
| 7            | Detailed description of pins7                                    |
| 7.1          | DATA[7:0]  |
| 7.2          | V <sub>CC(I/O)</sub>   |
| 7.3          | RRÈF <sup>´</sup>  |
| 7.4          | DP and DM 8  |
| 7.5          | FAULT  |
| 7.6          | PSW_N 8  |
| 7.7          | ID   |
| 7.8          | V <sub>CC</sub>  |
| 7.9          | V <sub>BUS</sub>   |
| 7.10         | REG3V3 and REG1V8  |
| 7.11<br>7.12 | XTAL1 and XTAL2  |
| 7.12         | DIR  |
| 7.14         | STP  |
| 7.15         | NXT  |
| 7.16         | CLOCK  |
| 7.17         | GND 12   |
| 8            | Functional description   |
| 8.1          | ULPI interface controller  |
| 8.2          | USB serializer and deserializer                                  |
| 8.3          | Hi-Speed USB (USB 2.0) ATX                                       |
| 8.4          | Voltage regulator  |
| 8.5          | Crystal oscillator and PLL 14                                    |
| 8.6          | UART buffer 14   |
| 8.7          | OTG module   |
| 8.7.1        | ID detector 15   |
| 8.7.2        | V <sub>BUS</sub> comparators 15                                  |
| 8.7.2.1      | V <sub>BUS</sub> valid comparator 15                             |
| 8.7.2.2      | Session valid comparator   |
| 8.7.2.3      | Session end comparator   |
| 8.7.3        | SRP charge and discharge resistors 16                            |
| 8.8          | Port power control   |
| 8.9<br>8.10  | Band gap reference voltage    16      Power-On Reset (POR)    16 |
| 8.11         | Power-up, reset and bus idle sequence 17                         |
| 0.11         |  |
| 8.11.1       | Interface protection   |

| 8.11.2         | Interface behavior with respect to the CHIP_S                  | EL       |
|----------------|--|----------|
|                | pin  | 19       |
| 9 I            | Modes of operation   | 20       |
| 9.1            | Power modes  | 20       |
| 9.1.1          | Normal mode  | 20       |
| 9.1.2          | Power-down mode  | 20       |
| 9.2            | ULPI modes   | 21       |
| 9.2.1          | Synchronous mode   | 21       |
| 9.2.2          | Low-power mode   | 22       |
| 9.2.3          | 6-pin full-speed or low-speed serial mode                      | 23       |
| 9.2.4          | 3-pin full-speed or low-speed serial mode                      | 23       |
| 9.2.5          | Transparent UART mode  | 24       |
| 9.3            | USB state transitions  | 27       |
| 10 F           | Protocol description   | 29       |
| 10.1           | ULPI references  | 29       |
| 10.2           | TXCMD and RXCMD  | 29       |
| 10.2.1         | TXCMD  | 29       |
| 10.2.2         | RXCMD  | 29       |
| 10.2.2.1       | Linestate encoding   | 30       |
| 10.2.2.2       | V <sub>BUS</sub> state encoding                                | 31       |
| 10.2.2.3       | Using and selecting the $V_{\text{BUS}}$ state encoding.       | 32       |
| 10.2.2.4       | RxEvent encoding   | 33       |
| 10.3           | Register read and write operations                             | 34       |
| 10.4           | USB reset and high-speed detection handsha                     |          |
|                | (chirp)  | 34       |
| 10.5           | USB packet transmit and receive                                | 37       |
| 10.5.1         | USB packet timing  | 37       |
| 10.5.1.1       | ISP1508 pipeline delays  | 37       |
| 10.5.1.2       | Allowed link decision time                                     | 37       |
| 10.6           | Preamble   | 39       |
| 10.7           | USB suspend and resume   | .40      |
| 10.7.1         | Full-speed or low-speed host-initiated suspend                 |          |
|                | and resume   | 40       |
| 10.7.2         | High-speed suspend and resume                                  | 41       |
| 10.7.3         | Remote wake-up   | 44       |
| 10.8           | No automatic SYNC and EOP generation                           | 45       |
| 10.0           | (optional)   | 45       |
| 10.9           | On-The-Go operations   | 46       |
| 10.9.1         | OTG comparators.   | 47       |
| 10.9.2         | Pull-up and pull-down resistors                                | 47<br>47 |
| 10.9.3         | ID detection   |          |
| 10.9.4         | V <sub>BUS</sub> charge and discharge resistors                | 47       |
| 10.10<br>10.11 | Serial modes   | 47<br>49 |
| 10.11          | Aborting transfers<br>Avoiding contention on the ULPI data bus | 49<br>49 |
| -              | -  | -        |
|                | Register map   | 50       |
| 11.1           | Vendor ID and Product ID registers                             | 50       |

#### continued >>

ISP1508A\_ISP1508B\_2

**ULPI HS USB OTG transceiver** 

| 11.1.1       | Vendor ID Low register                       | 50       |
|--------------|--|----------|
| 11.1.2       | Vendor ID High register                      | 50       |
| 11.1.3       | Product ID Low register                      | 51       |
| 11.1.4       | Product ID High register                     | 51       |
| 11.2         | Function Control register                    | 51       |
| 11.3         | Interface Control register                   | 52       |
| 11.4         | OTG Control register                         | 53       |
| 11.5         | USB Interrupt Enable Rising register         | 54       |
| 11.6         | USB Interrupt Enable Falling register        | 55       |
| 11.7         | USB Interrupt Status register                | 56       |
| 11.8         | USB Interrupt Latch register                 | 56       |
| 11.9         | Debug register                               | 57       |
| 11.10        | Scratch register.                            | 57       |
| 11.11        | Carkit Control register                      | 57       |
| 11.12        | Power Control register                       | 58       |
| 12           | Limiting values                              | 59       |
| 13           | Recommended operating conditions             | 59       |
| 14           | Static characteristics                       | 60       |
| 15           | Dynamic characteristics                      | 65       |
| 16           | Application information                      | 70       |
| 17           | Package outline                              | 74       |
| 18           | Soldering of SMD packages                    | 75       |
| 18.1         | Introduction to soldering                    | 75       |
| 18.2         | Wave and reflow soldering                    | 75       |
| 18.3         | Wave soldering                               | 75       |
| 18.4         | Reflow soldering                             | 76       |
| 19           | Soldering of through-hole mount packages .   | 77       |
| 19.1         | Introduction to soldering through-hole mount |          |
| 40.0         | packages                                     | 77       |
| 19.2         | Soldering by dipping or by solder wave       | 77       |
| 19.3<br>19.4 | Manual soldering                             | 77<br>78 |
| -            | Package related soldering information        | -        |
| 20           | Abbreviations                                | 78       |
| 21<br>22     | Glossary                                     | 79<br>79 |
|              |  | -        |
| 23           | Revision history                             | 80       |
| 24           | Legal information                            | 81       |
| 24.1         | Data sheet status                            | 81       |
| 24.2         |  | 81       |
| 24.3<br>24.4 |  | 81<br>81 |
|              | Trademarks                                   | -        |
| 25           | Contact information                          | 81       |
| 26           | Tables                                       | 82       |
| 27           | Figures                                      | 84       |
| 28           | Contents                                     | 85       |



Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

#### © NXP B.V. 2008.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 13 March 2008 Document identifier: ISP1508A\_ISP1508B\_2