

# IMPORTANT NOTICE

Dear customer,

As from February 2nd 2009, ST and Ericsson have merged Ericsson Mobile Platforms and ST-NXP Wireless into a 50/50 joint venture "ST-Ericsson". As a result, the following changes are applicable to the attached document.

- Company name ST-NXP Wireless is replaced with ST-Ericsson.
- **Copyright** the copyright notice at the bottom of each page "© ST-NXP Wireless 200x All rights reserved", shall now read: "© ST-Ericsson, 2009 All rights reserved".
- **Web site** <u>http://www.stnwireless.com</u> is replaced with www.stericsson.com
- **Contact information** the list of sales offices previously obtained at <a href="http://www.stnwireless.com">http://www.stnwireless.com</a>, is now found at <a href="www.stericsson.com">www.stericsson.com</a> under <a href="mailto:Contacts">Contacts</a>

If you have any questions related to the document, please contact our nearest sales office or <a href="wired.support@stericsson.com">wired.support@stericsson.com</a>.
Thank you for your cooperation and understanding.

Product data sheet

## 1. General description

The ISP1105/1106 range of Universal Serial Bus (USB) transceivers are compliant with the *Universal Serial Bus Specification Rev. 2.0*. They can transmit and receive serial data at both full-speed (12 Mbit/s) and low-speed (1.5 Mbit/s) data rates. The ISP1105/1106 range can be used as a USB device transceiver or a USB host transceiver.

They allow USB Application Specific ICs (ASICs) and Programmable Logic Devices (PLDs) with power supply voltages from 1.65 V to 3.6 V to interface with the physical layer of the Universal Serial Bus. They have an integrated 5 V-to-3.3 V voltage regulator for direct powering via the USB supply V<sub>BUS</sub>.

ISP1105 allows single-ended and differential input modes selectable by a MODE input and it is available in HVQFN16 and HBCC16 packages. ISP1106 allows only differential input mode and is available in both TSSOP16 and HBCC16 packages.

The ISP1105/1106 are ideal for portable electronics devices such as mobile phones, digital still cameras, Personal Digital Assistants (PDA) and Information Appliances (IA).

#### 2. Features

- Complies with Universal Serial Bus Specification Rev. 2.0
- Can transmit and receive serial data at both full-speed (12 Mbit/s) and low-speed (1.5 Mbit/s) data rates
- Integrated bypassable 5 V-to-3.3 V voltage regulator for powering via USB V<sub>BUS</sub>
- V<sub>BUS</sub> disconnection indication through VP and VM
- Used as a USB device transceiver or a USB host transceiver
- Stable RCV output during SE0 condition
- Two single-ended receivers with hysteresis
- Low-power operation
- Supports an I/O voltage range from 1.65 V to 3.6 V
- ±12 kV ESD protection at the D+, D-, V<sub>CC(5.0)</sub> and GND pins
- Full industrial operating temperature range from -40 °C to +85 °C
- Available in small HBCC16, HVQFN16 (only ISP1105) and TSSOP16 (only ISP1106) packages; HBCC16 and HVQFN16 are lead-free and halogen-free packages.

**ST-NXP Wireless** 

# 3. Applications

- Portable electronic devices, such as:
  - Mobile phone
  - Digital still camera
  - Personal Digital Assistant (PDA)
  - ◆ Information Appliance (IA).

# 4. Ordering information

#### Table 1. Ordering information


Type number	Package					
	Name	Description	Version			
ISP1105BS	HVQFN16	plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; body 3 $\times$ 3 $\times$ 0.85 mm	SOT758-1			
ISP1105W	HBCC16	plastic thermal enhanced bottom chip carrier; 16 terminals; body 3 $\times$ 3 $\times$ 0.65 mm	SOT639-2			
ISP1106DH	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1			
ISP1106W	HBCC16	plastic thermal enhanced bottom chip carrier; 16 terminals; body 3 $\times$ 3 $\times$ 0.65 mm	SOT639-2			

# 4.1 Ordering options

#### Table 2. Selection guide


Product	Package	Description
ISP1105	HVQFN16 and HBCC16	supports both single-ended and differential input modes; see $\underline{\text{Table 5}}$ and $\underline{\text{Table 6}}$ .
ISP1106	TSSOP16 and HBCC16	supports only the differential input mode; see <u>Table 6</u> .


# 5. Block diagram



# 6. Pinning information

### 6.1 Pinning





# 6.2 Pin description

Table 3. Pin description

Symbol[1]		Pin			Туре	Description		
	ISP <sup>2</sup>	1105	ISP1	106				
	BS	W	DH	W				
ŌĒ	1	1	3	1	I	output enable input (CMOS level with respect to $V_{\text{CC(I/O)}}$ , active LOW); enables the transceiver to transmit data on the USB bus		
						input pad; push pull; CMOS		
RCV	2	2	4	2	0	differential data receiver output (CMOS level with respect to $V_{\text{CC(I/O)}}$ ); driven LOW when input SUSPND is HIGH; the output state of RCV is preserved and stable during an SE0 condition		
						output pad; push pull; 4 mA output drive; CMOS		
VP	3	3	5	3	0	single-ended D+ receiver output (CMOS level with respect to $V_{CC(I/O)}$ ); for external detection of single-ended zero (SE0), error conditions, speed of connected device; driven HIGH when no supply voltage is connected to $V_{CC(5.0)}$ and $V_{reg(3.3)}$ output pad; push pull; 4 mA output drive; CMOS		
VM	4	4	6	4	0	single-ended D– receiver output (CMOS level with respect to $V_{CC(I/O)}$ ); for external detection of single-ended zero (SE0), error conditions, speed of connected device; driven HIGH when no supply voltage is connected to $V_{CC(5.0)}$ and $V_{reg(3.3)}$ output pad; push pull; 4 mA output drive; CMOS		
SUSPND	5	5	7	5	1	suspend input (CMOS level with respect to V <sub>CC(I/O)</sub> ); a HIGH level enables		
	J	J	·	Ū	•	low-power state while the USB bus is inactive and drives output RCV to a LOW level		
						input pad; push pull; CMOS		
MODE	6	6	-	-	I	mode input (CMOS level with respect to $V_{CC(I/O)}$ ); a HIGH level enables the differential input mode (VPO, VMO) whereas a LOW level enables a single-ended input mode (VO, FSE0); see <u>Table 5</u> and <u>Table 6</u>		
						input pad; push pull; CMOS		
GND	die pad	die pad	8	6	-	ground supply[2]		
V <sub>CC(I/O)</sub>	7	7	9	7	-	supply voltage for digital I/O pins (1.65 V to 3.6 V). When $V_{CC(I/O)}$ is not connected, the (D+, D–) pins are in three-state; this supply pin is totally independent of $V_{CC(5.0)}$ and $V_{reg(3.3)}$ and must never exceed the $V_{reg(3.3)}$ voltage		
SPEED	8	8	10	8	I	speed selection input (CMOS level with respect to V <sub>CC(I/O)</sub> ); adjusts the slew rate of differential data outputs D+ and D- according to the transmission speed  LOW — low-speed (1.5 Mbit/s)  HIGH — full-speed (12 Mbit/s)		
						input pad; push pull; CMOS		
D-	9	9	11	9	AI/O	negative USB data bus connection (analog, differential); for low-speed mode connect to pin $V_{pu(3.3)}$ via a 1.5 k $\Omega$ resistor		
D+	10	10	12	10	AI/O	positive USB data bus connection (analog, differential); for full-speed mode connect to pin $V_{pu(3.3)}$ via a 1.5 k $\Omega$ resistor		

 Table 3.
 Pin description ...continued

Symbol[1]	Pin		Туре	Description		
	ISP <sup>2</sup>	1105	ISP1	1106	_	
	BS	W	DH	W	_	
VPO/VO	11	11	-	-	I	driver data input (CMOS level with respect to V <sub>CC(I/O)</sub> , Schmitt trigger); see
VPO	-	-	13	11		Table 5 and Table 6
VO	-	-	-	-		input pad; push pull; CMOS
VMO/FSE0	12	12	-	-	I	driver data input (CMOS level with respect to V <sub>CC(I/O)</sub> , Schmitt trigger); see
VMO	-	-	14	12		Table 5 and Table 6
FSE0	-	-	-	-		input pad; push pull; CMOS
V <sub>reg(3.3)</sub>	13	13	15	13	-	internal regulator option: regulated supply voltage output (3.0 V to 3.6 V) during 5 V operation; a decoupling capacitor of at least 0.1 $\mu F$ is required
						regulator bypass option: used as a supply voltage input for 3.3 V $\pm$ 10 % operation
V <sub>CC(5.0)</sub>	14	14	16	14	-	internal regulator option: supply voltage input (4.0 V to 5.5 V); can be connected directly to USB supply $V_{BUS}$
						regulator bypass option: connect to V <sub>reg(3.3)</sub>
V <sub>pu(3.3)</sub>	15	15	1	15	-	pull-up supply voltage (3.3 V $\pm$ 10 %); connect an external 1.5 k $\Omega$ resistor on D+ (full-speed) or D– (low-speed); pin function is controlled by input SOFTCON
						<b>SOFTCON = LOW</b> — $V_{pu(3.3)}$ floating (high impedance); ensures zero pull-up current
						<b>SOFTCON = HIGH</b> — $V_{pu(3.3)} = 3.3 \text{ V}$ ; internally connected to $V_{reg(3.3)}$
SOFTCON	16	16	2	16	1	software controlled USB connection input; a HIGH level applies 3.3 V to pin $V_{pu(3.3)},$ which is connected to an external 1.5 $k\Omega$ pull-up resistor; this allows USB connect/disconnect signalling to be controlled by software
						input pad; push pull; CMOS

<sup>[1]</sup> Symbol names with an overscore (e.g.  $\overline{NAME}$ ) indicate active LOW signals.

<sup>[2]</sup> ISP1105: ground terminal is connected to the exposed die pad (heat sink).

### 7. Functional description

#### 7.1 Function selection

Table 4. Function table

SUSPND	OE	(D+, D-)	RCV	VP/VM	Function
L	L	driving and receiving	active	active	normal driving (differential receiver active)
L	Н	receiving[1]	active	active	receiving
Н	L	driving	inactive[2]	active	driving during 'suspend'[3] (differential receiver inactive)
Н	Н	high-Z[1]	inactive[2]	active	low-power state

- [1] Signal levels on (D+, D-) are determined by other USB devices and external pull-up/down resistors.
- [2] In 'suspend' mode (SUSPND = HIGH) the differential receiver is inactive and output RCV is always LOW. Out-of-suspend ('K') signalling is detected via the single-ended receivers VP and VM.
- [3] During suspend, the slew-rate control circuit of low-speed operation is disabled. The (D+, D-) lines are still driven to their intended states, without slew-rate control. This is permitted because driving during suspend is used to signal remote wake-up by driving a 'K' signal (one transition from idle to 'K' state) for a period of 1 to 15 ms.

#### 7.2 Operating functions

Table 5. Driving function (pin  $\overline{OE} = L$ ) using single-ended input data interface for ISP1105 (pin MODE = L)

FSE0	VO	Data
L	L	differential logic 0
L	Н	differential logic 1
Н	L	SE0
Н	Н	SE0

Table 6. Driving function (pin OE = L) using differential input data interface for ISP1105 (pin MODE = H) and ISP1106

VMO	VPO	Data
L	L	SE0
L	Н	differential logic 1
Н	L	differential logic 0
Н	Н	illegal state

Table 7. Receiving function (pin  $\overline{OE} = H$ )

(D+, D-)	RCV	VP[1]	VM[1]
Differential logic 0	L	L	Н
Differential logic 1	Н	Н	L
SE0	RCV*[2]	L	L

<sup>[1]</sup> VP = VM = H indicates the sharing mode ( $V_{CC(5.0)}$  and  $V_{reg(3.3)}$  are disconnected).

<sup>[2]</sup> RCV\* denotes the signal level on output RCV just before SE0 state occurs. This level is stable during the SE0 period.

### 7.3 Power supply configurations

The ISP1105/1106 can be used with different power supply configurations, which can be changed dynamically. An overview is given in Table 9.

**Normal mode** — Both  $V_{CC(I/O)}$  and  $V_{CC(5.0)}$  or  $(V_{CC(5.0)}$  and  $V_{reg(3.3)})$  are connected. For 5 V operation,  $V_{CC(5.0)}$  is connected to a 5 V source (4.0 V to 5.5 V). The internal voltage regulator then produces 3.3 V for the USB connections. For 3.3 V operation, both  $V_{CC(5.0)}$  and  $V_{reg(3.3)}$  are connected to a 3.3 V source (3.0 V to 3.6 V).  $V_{CC(I/O)}$  is independently connected to a voltage source (1.65 V to 3.6 V), depending on the supply voltage of the external circuit.

**Disable mode** —  $V_{CC(I/O)}$  is not connected,  $V_{CC(5.0)}$  or  $(V_{CC(5.0)}$  and  $V_{reg(3.3)})$  are connected. In this mode, the internal circuits of the ISP1105/1106 ensure that the (D+, D–) pins are in three-state and the power consumption drops to the low-power (suspended) state level. Some hysteresis is built into the detection of  $V_{CC(I/O)}$  lost.

**Sharing mode** —  $V_{CC(I/O)}$  is connected,  $(V_{CC(5.0)}$  and  $V_{reg(3.3)})$  are not connected. In this mode, the (D+, D–) pins are made three-state and the ISP1105/1106 allows external signals of up to 3.6 V to share the (D+, D–) lines. The internal circuits of the ISP1105/1106 ensure that virtually no current (maximum 10  $\mu$ A) is drawn via the (D+, D–) lines. The power consumption through pin  $V_{CC(I/O)}$  drops to the low-power (suspended) state level. Both the VP and VM pins are driven HIGH to indicate this mode. Pin RCV is made LOW. Some hysteresis is built into the detection of  $V_{reg(3.3)}$  lost.

Table 8. Pin states in disable or sharing mode

Disable mode state	Sharing mode state
5 V input / 3.3 V output; 3.3 V input / 3.3 V input	not present
not present	1.65 V to 3.6 V input
high impedance (off)	high impedance (off)
high impedance	high impedance
invalid <sup>[1]</sup>	Н
invalid <sup>[1]</sup>	L
high impedance	high impedance
	5 V input / 3.3 V output; 3.3 V input / 3.3 V input not present high impedance (off) high impedance invalid[1] invalid[1]

<sup>[1]</sup> High impedance or driven LOW.

Table 9. Power supply configuration overview

$V_{CC(5.0)}$ or $V_{reg(3.3)}$	V <sub>CC(I/O)</sub>	Configuration	Special characteristics
Connected	connected	normal mode	-
Connected	not connected	disable mode	(D+, D-) and V <sub>pu(3.3)</sub> high impedance; VP, VM, RCV: invalid <sup>[1]</sup>
Not connected	connected	sharing mode	(D+, D-) and V <sub>pu(3.3)</sub> high impedance; VP, VM driven HIGH; RCV driven LOW

<sup>[1]</sup> High impedance or driven LOW.

<sup>[2]</sup> ISP1105 only.

9 of 30

**Product data sheet** 

### 7.4 Power supply input options

The ISP1105/1106 range has two power supply input options.

Internal regulator —  $V_{CC(5.0)}$  is connected to 4.0 V to 5.5 V. The internal regulator is used to supply the internal circuitry with 3.3 V (nominal). The V<sub>reg(3.3)</sub> pin becomes a 3.3 V output reference.

**Regulator bypass** —  $V_{CC(5.0)}$  and  $V_{reg(3.3)}$  are connected to the same supply. The internal regulator is bypassed and the internal circuitry is supplied directly from the  $V_{reg(3.3)}$  power supply. The voltage range is 3.0 V to 3.6 V to comply with the USB specification.

The supply voltage range for each input option is specified in Table 10.

Table 10. Power supply input options


Input option	V <sub>CC(5.0)</sub>	V <sub>reg(3.3)</sub>	V <sub>CC(I/O)</sub>
Internal regulator	supply input for internal regulator (4.0 V to 5.5 V)	voltage reference output (3.3 V, 300 $\mu$ A)	supply input for digital I/O pins (1.65 V to 3.6 V)
Regulator bypass	connected to V <sub>reg(3.3)</sub> with maximum voltage drop of 0.3 V (2.7 V to 3.6 V)	supply input (3.0 V to 3.6 V)	supply input for digital I/O pins (1.65 V to 3.6 V)

10 of 30

## 8. Electrostatic discharge (ESD)

### 8.1 ESD protection

The pins that are connected to the USB connector (D+, D-,  $V_{CC(5.0)}$  and GND) have a minimum of  $\pm 12$  kV ESD protection. The  $\pm 12$  kV measurement is limited by the test equipment. Capacitors of 4.7  $\mu$ F connected from  $V_{reg(3.3)}$  to GND and  $V_{CC(5.0)}$  to GND are required to achieve this  $\pm 12$  kV ESD protection (see Figure 6).



#### 8.2 ESD test conditions

A detailed report on test set-up and results is available on request.

# 9. Limiting values

Table 11. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC(5.0)</sub>	supply voltage		-0.5	+6.0	V
V <sub>CC(I/O)</sub>	I/O supply voltage		-0.5	+4.6	V
V <sub>reg(3.3)</sub>	regulated supply voltage		-0.5	+4.6	V
VI	DC input voltage		-0.5	$V_{CC(I/O)} + 0.5$	V
I <sub>lu</sub>	latch-up current	$V_I = -1.8 \text{ V to } 5.4 \text{ V}$	-	100	mA
$V_{\text{esd}}$	electrostatic discharge voltage	$I_{LI} < 1 \mu A$	[1][2]		
		on pins D+, D-, V <sub>CC(5.0)</sub> and GND	-12000	+12000	V
		on other pins	-2000	+2000	V
T <sub>stg</sub>	storage temperature		-40	+125	°C

<sup>[1]</sup> Testing equipment limits measurement to only  $\pm 12$  kV. Capacitors needed on  $V_{CC(5.0)}$  and  $V_{reg(3.3)}$ ; see Section 8.

# 10. Recommended operating conditions

Table 12. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CC(5.0)</sub>	supply voltage (internal regulator option)	5 V operation	4.0	5.0	5.5	V
$V_{reg(3.3)}$	supply voltage (regulator bypass option)	3.3 V operation	3.0	3.3	3.6	V
V <sub>CC(I/O)</sub>	I/O supply voltage		1.65	-	3.6	V
$V_{I}$	input voltage		0	-	$V_{CC(I/O)}$	V
V <sub>I(AI/O)</sub>	input voltage on analog I/O pins (D+/D–)		0	-	3.6	V
T <sub>amb</sub>	operating ambient temperatur	е	-40	-	+85	°C

<sup>[2]</sup> Equivalent to discharging a 100 pF capacitor via a 1.5 kΩ resistor (Human Body Model).

### 11. Static characteristics

#### Table 13. Static characteristics: supply pins

 $V_{\rm CC} = 4.0 \text{ V}$  to 5.5 V or  $V_{\rm reg(3.3)} = 3.0 \text{ V}$  to 3.6 V;  $V_{\rm CC(I/O)} = 1.65 \text{ V}$  to 3.6 V;  $V_{\rm GND} = 0 \text{ V}$ ; see <u>Table 10</u> for valid voltage level combinations;  $T_{\rm amb} = -40 \text{ °C}$  to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V <sub>reg(3.3)</sub>	regulated supply voltage output	internal regulator option; $I_{load} \leq 300~\mu A$	[1][2]	3.0	3.3	3.6	V
I <sub>CC</sub>	operating supply current	full-speed transmitting and receiving at 12 Mbit/s; C <sub>L</sub> = 50 pF on D+/D-	[3]	-	4	8	mA
I <sub>CC(I/O)</sub>	operating I/O supply current	full-speed transmitting and receiving at 12 Mbit/s	[3]	-	1	2	mA
I <sub>CC(idle)</sub>	supply current during full-speed idle and SE0	full-speed idle: $V_{D+}$ > 2.7 V, $V_{D-}$ < 0.3 V; SE0: $V_{D+}$ < 0.3 V, $V_{D-}$ < 0.3 V	<u>[4]</u>	-	-	500	μΑ
I <sub>CC(I/O)(static)</sub>	static I/O supply current	full-speed idle, SE0 or suspend		-	-	20	μΑ
I <sub>CC(susp)</sub>	suspend supply current	SUSPND = HIGH	[4]	-	-	20	μΑ
I <sub>CC(dis)</sub>	disable mode supply current	V <sub>CC(I/O)</sub> not connected	[4]	-	-	20	μΑ
I <sub>CC(I/O)(sharing)</sub>	sharing mode I/O supply current	$V_{CC(5.0)}$ or $V_{reg(3.3)}$ not connected		-	-	20	μΑ
I <sub>Dx(sharing)</sub>	sharing mode load current on pins D+ and D-	$V_{CC(5.0)}$ or $V_{reg(3.3)}$ not connected; SOFTCON = LOW; $V_{Dx}$ = 3.6 V		-	-	10	μΑ
V <sub>reg(3.3)th</sub>	regulated supply voltage detection threshold	$\begin{array}{l} 1.65 \ V \leq V_{CC(I/O)} \leq V_{reg(3.3)}; \\ 2.7 \ V \leq V_{reg(3.3)} \leq 3.6 \ V \end{array}$					
		supply lost		-	-	0.8	V
		supply present	<u>[5]</u>	2.4	-	-	V
V <sub>reg(3.3)hys</sub>	regulated supply voltage detection hysteresis	$V_{CC(I/O)} = 1.8 \text{ V}$		-	0.45	-	V
V <sub>CC(I/O)th</sub>	I/O supply voltage detection	$V_{reg(3.3)} = 2.7 \text{ V to } 3.6 \text{ V}$					
	threshold	supply lost		-	-	0.5	V
		supply present		1.4	-	-	V
$V_{CC(I/O)hys}$	I/O supply voltage detection hysteresis	$V_{reg(3.3)} = 3.3 \text{ V}$		-	0.45	-	V

<sup>[1]</sup>  $I_{load}$  includes the pull-up resistor current via pin  $V_{pu(3.3)}$ .

<sup>[2]</sup> In 'suspend' mode, the minimum voltage is 2.7 V.

<sup>[3]</sup> Maximum value is characterized only, not tested in production.

<sup>[4]</sup> Excluding any load current and  $V_{pu(3,3)}/V_{sw}$  source current to the 1.5 k $\Omega$  and 15 k $\Omega$  pull-up and pull-down resistors (200  $\mu$ A typ.).

<sup>[5]</sup> When  $V_{CC(I/O)}$  < 2.7 V, the minimum value for  $V_{th(reg3.3)(present)}$  is 2.0 V.

Table 14. Static characteristics: digital pins

 $V_{CC(I/O)} = 1.65 \text{ V to } 3.6 \text{ V; } V_{GND} = 0 \text{ V; } T_{amb} = -40 \text{ °C to } +85 \text{ °C; } unless otherwise specified.}$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC(I/O)} = 1.$	.65 to 3.6 V					
Input levels						
$V_{IL}$	LOW-level input voltage		-	-	$0.3V_{CC(I/O)}$	V
$V_{IH}$	HIGH-level input voltage		$0.6V_{CC(I/O)}$	-	-	V
Output leve	ls					
$V_{OL}$	LOW-level output voltage	$I_{OL} = 100 \mu A$	-	-	0.15	V
		$I_{OL} = 2 \text{ mA}$	-	-	0.4	V
$V_{OH}$	HIGH-level output voltage	$I_{OH} = 100 \mu A$	$V_{CC(I/O)}-0.15$	-	-	V
		$I_{OH} = 2 \text{ mA}$	$V_{CC(I/O)}-0.4$	-	-	V
Leakage cu	rrent					
I <sub>LI</sub>	input leakage current		<b>–1</b>	-	+1	μΑ
Example 1:	: $V_{CC(I/O)}$ = 1.8 V $\pm$ 0.15 V					
Input levels						
V <sub>IL</sub>	LOW-level input voltage		-	-	0.5	V
$V_{IH}$	HIGH-level input voltage		1.2	-	-	V
Output leve	ls					
V <sub>OL</sub> LOW-level out	LOW-level output voltage	$I_{OL} = 100 \mu A$	-	-	0.15	V
		I <sub>OL</sub> = 2 mA	-	-	0.4	V
V <sub>OH</sub> HIGH-level outp	HIGH-level output voltage	$I_{OH} = 100 \mu A$	1.5	-	-	V
		$I_{OH} = 2 \text{ mA}$	1.25	-	-	V
Example 2:	: $V_{CC(I/O)}$ = 2.5 V $\pm$ 0.2 V					
Input levels						
$V_{IL}$	LOW-level input voltage		-	-	0.7	V
V <sub>IH</sub>	HIGH-level input voltage		1.7	-	-	V
Output leve	ls					
$V_{OL}$	LOW-level output voltage	$I_{OL} = 100 \mu A$	-	-	0.15	V
		I <sub>OL</sub> = 2 mA	-	-	0.4	V
V <sub>OH</sub>	HIGH-level output voltage	$I_{OH} = 100 \mu A$	2.15	-	-	V
		I <sub>OH</sub> = 2 mA	1.9	-	-	V
Example 3:	: $V_{CC(I/O)}$ = 3.3 V $\pm$ 0.3 V					
Input levels						
V <sub>IL</sub>	LOW-level input voltage		-	-	0.9	V
V <sub>IH</sub>	HIGH-level input voltage		2.15	-	-	V
Output leve	ls					
V <sub>OL</sub>	LOW-level output voltage	$I_{OL} = 100 \mu A$	-	-	0.15	V
		$I_{OL} = 2 \text{ mA}$	-	-	0.4	V
V <sub>OH</sub>	HIGH-level output voltage	$I_{OH} = 100 \mu A$	2.85	-	-	V
		$I_{OH} = 2 \text{ mA}$	2.6	-	-	V
Capacitano	e					
C <sub>IN</sub>	input capacitance	pin to GND	-	-	10	pF

#### **Advanced USB transceivers**

Table 15. Static characteristics: analog I/O pins (D+, D-)

 $V_{CC} = 4.0 \text{ V}$  to 5.5 V or  $V_{reg(3.3)} = 3.0 \text{ V}$  to 3.6 V;  $V_{GND} = 0 \text{ V}$ ;  $T_{amb} = -40 \text{ °C}$  to +85 °C; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Input levels							
Differential re	eceiver						
$V_{DI}$	differential input sensitivity	$ V_{I(D+)}-V_{I(D-)}  \\$		0.2	-	-	V
$V_{CM}$	differential common mode voltage	includes V <sub>DI</sub> range		0.8	-	2.5	V
Single-ended	d receiver						
V <sub>IL</sub>	LOW-level input voltage			-	-	0.8	V
V <sub>IH</sub>	HIGH-level input voltage			2.0	-	-	V
V <sub>hys</sub>	hysteresis voltage			0.4	-	0.7	V
Output leve	ls						
$V_{OL}$	LOW-level output voltage	$R_L = 1.5 \text{ k}\Omega \text{ to } +3.6 \text{ V}$		-	-	0.3	V
V <sub>OH</sub>	HIGH-level output voltage	$R_L = 15 \text{ k}\Omega \text{ to GND}$	<u>[1]</u>	2.8	-	3.6	V
Leakage cu	rrent						
$I_{LZ}$	OFF-state leakage current			-1	-	+1	μΑ
Capacitance	)						
C <sub>IN</sub>	transceiver capacitance	pin to GND		-	-	20	pF
Resistance							
$Z_{DRV}$	driver output impedance	steady-state drive	[2]	34	39	44	Ω
Z <sub>INP</sub>	input impedance			10	-	-	$M\Omega$
R <sub>SW</sub>	internal switch resistance at pin $V_{\text{pu}(3.3)}$			-	-	10	Ω
Termination							
$V_{TERM}$	termination voltage for upstream port pull-up (R <sub>PU</sub> )		[3][4]	3.0	-	3.6	V

<sup>[1]</sup>  $V_{OH(min)} = V_{reg(3.3)} - 0.2 \text{ V}.$ 

<sup>[2]</sup> Includes external resistors of 33  $\Omega$  ± 1 % on both D+ and D-.

<sup>[3]</sup> This voltage is available at pins  $V_{\text{reg}(3.3)}$  and  $V_{\text{pu}(3.3)}$ .

<sup>[4]</sup> In 'suspend' mode the minimum voltage is 2.7 V.

# 12. Dynamic characteristics

Table 16. Dynamic characteristics: analog I/O pins (D+, D-)

 $V_{\rm CC} = 4.0 \text{ V}$  to 5.5 V or  $V_{\rm reg(3.3)} = 3.0 \text{ V}$  to 3.6 V;  $V_{\rm CC(I/O)} = 1.65 \text{ V}$  to 3.6 V;  $V_{\rm GND} = 0 \text{ V}$ ; see <u>Table 10</u> for valid voltage level combinations;  $T_{\rm amb} = -40 \text{ °C}$  to +85 °C; unless otherwise specified.[1]

Symbol	Parameter	Conditions	Min	Тур	Max	Uni
Driver cha	aracteristics					
Full-speed	mode					
t <sub>FR</sub>	rise time	$C_L$ = 50 pF to 125 pF; 10 % to 90 % of $ V_{OH} - V_{OL} $ ; see <u>Figure 7</u>	4	-	20	ns
t <sub>FF</sub>	fall time	$C_L$ = 50 pF to 125 pF; 90 % to 10 % of $ V_{OH} - V_{OL} $ ; see <u>Figure 7</u>	4	-	20	ns
FRFM	differential rise/fall time matching (t <sub>FR</sub> /t <sub>FF</sub> )	excluding the first transition from idle state	90	-	111.1	%
$V_{CRS}$	output signal crossover voltage	excluding the first transition from idle state; see Figure 10	<u>[2]</u> 1.3	-	2.0	V
Low-speed	d mode					
t <sub>LR</sub>	rise time	$C_L$ = 50 pF to 600 pF; 10 % to 90 % of $ V_{OH} - V_{OL} $ ; see <u>Figure 7</u>	75	-	300	ns
t <sub>LF</sub>	fall time	$C_L$ = 50 pF to 600 pF; 90 % to 10 % of $ V_{OH} - V_{OL} $ ; see <u>Figure 7</u>	75	-	300	ns
LRFM	differential rise/fall time matching (t <sub>LR</sub> /t <sub>LF</sub> )	excluding the first transition from idle state	80	-	125	%
$V_{CRS}$	output signal crossover voltage	excluding the first transition from idle state; see Figure 10	2 1.3	-	2.0	V
Driver tim	ing					
Full-speed	mode					
t <sub>PLH(drv)</sub>	driver propagation delay (VO/VPO, FSE0/VMO to D+,D-)	LOW-to-HIGH; see Figure 10	-	-	18	ns
t <sub>PHL(drv)</sub>	driver propagation delay (VO/VPO, FSE0/VMO to D+,D-)	HIGH-to-LOW; see Figure 10	-	-	18	ns
t <sub>PHZ</sub>	driver disable delay ( $\overline{OE}$ to D+,D-)	HIGH-to-OFF; see Figure 8	-	-	15	ns
t <sub>PLZ</sub>	driver disable delay ( $\overline{OE}$ to D+,D-)	LOW-to-OFF; see Figure 8	-	-	15	ns
t <sub>PZH</sub>	driver enable delay ( $\overline{\text{OE}}$ to D+,D-)	OFF-to-HIGH; see Figure 8	-	-	15	ns
t <sub>PZL</sub>	driver enable delay (OE to D+,D-)	OFF-to-LOW; see Figure 8	-	-	15	ns

Low-speed mode


Not specified: low-speed delay timings are dominated by the slow rise/fall times t<sub>LR</sub> and t<sub>LF</sub>.

Table 16. Dynamic characteristics: analog I/O pins (D+, D-) ...continued


 $V_{CC} = 4.0 \text{ V to } 5.5 \text{ V or } V_{reg(3.3)} = 3.0 \text{ V to } 3.6 \text{ V; } V_{CC(I/O)} = 1.65 \text{ V to } 3.6 \text{ V; } V_{GND} = 0 \text{ V; see } \frac{Table \ 10}{10} \text{ for valid voltage level combinations; } T_{amb} = -40 \text{ °C to } +85 \text{ °C; unless otherwise specified.}$ 


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Receiver	timings (full-speed and	low-speed mode)				
Differentia	l receiver					
t <sub>PLH(rcv)</sub>	propagation delay (D+,D- to RCV)	LOW-to-HIGH; see Figure 9	-	-	15	ns
t <sub>PHL(rcv)</sub>	propagation delay (D+,D- to RCV)	HIGH-to-LOW; see Figure 9	-	-	15	ns
Single-end	ded receiver					
t <sub>PLH(se)</sub>	propagation delay (D+,D- to VP, VM)	LOW-to-HIGH; see Figure 9	-	-	18	ns
t <sub>PHL(se)</sub>	propagation delay (D+,D– to VP, VM)	HIGH-to-LOW; see Figure 9	-	-	18	ns


- [1] Test circuit: see Figure 13.
- [2] Characterized only, not tested. Limits guaranteed by design.



## 13. Test information







# 14. Package outline

HBCC16: plastic thermal enhanced bottom chip carrier; 16 terminals; body 3 x 3 x 0.65 mm

SOT639-2




Fig 14. HBCC16 package outline.

HVQFN16: plastic thermal enhanced very thin quad flat package; no leads; 16 terminals; body 3  $\times$  3  $\times$  0.85 mm

SOT758-1





Fig 15. HVQFN16 package outline.

#### TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E (2)	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ	
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°	

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES		EUROPEAN	ICCUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION		ISSUE DATE	
SOT403-1		MO-153				<del>99-12-27</del> 03-02-18	

Fig 16. TSSOP16 package outline.

# 15. Packing information

The ISP1105/1106W (HBCC16 package) is delivered on a type A carrier tape, see Figure 17. The tape dimensions are given in Table 17.

The reel diameter is 330 mm. The reel is made of polystyrene (PS) and is not designed for use in a baking process.

The cumulative tolerance of 10 successive sprocket holes is  $\pm 0.02$  mm. The camber must not exceed 1 mm in 100 mm.




Table 17. Type A carrier tape dimensions for ISP1105/1106W

Dimension	Value	Unit
$A_0$	3.3	mm
B <sub>0</sub>	3.3	mm
$K_0$	1.1	mm
P <sub>1</sub>	8.0	mm
W	$12.0\pm0.3$	mm

## 16. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365* "Surface mount reflow soldering description".

#### 16.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

#### 16.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- · Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

### 16.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

### 16.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 18</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 18 and 19

Table 18. SnPb eutectic process (from J-STD-020C)


Package thickness (mm)	Package reflow temperature (°C)				
	Volume (mm <sup>3</sup> )				
	< 350	≥ 350			
< 2.5	235	220			
≥ 2.5	220	220			

Table 19. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)					
	Volume (mm <sup>3</sup> )					
	< 350	350 to 2000	> 2000			
< 1.6	260	260	260			
1.6 to 2.5	260	250	245			
> 2.5	250	245	245			

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 18.




For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

## 17. Additional soldering information

### 17.1 (H)BCC packages: footprint

The surface material of the terminals on the resin protrusion consists of a 4-layer metal structure (Au, Pd, Ni and Pd). The Au + Pd layer (0.1  $\mu$ m min.) ensures solderability, the Ni layer (5  $\mu$ m min.) prevents diffusion, and the Pd layer on top (0.5  $\mu$ m min.) ensures effective wire bonding.



### 17.2 (H)BCC packages: reflow soldering profile

The conditions for reflow soldering of (H)BCC packages are as follows:

- Preheating time: minimum 90 s at T = 145 to 155 °C
- Soldering time: minimum 90 s (BCC) or minimum 100 s (HBCC) at T > 183 °C
- Peak temperature:
  - Ambient temperature: T<sub>amb(max)</sub> = 260 °C
  - Device surface temperature: T<sub>case(max)</sub> = 255 °C.

# 18. Revision history

#### Table 20. Revision history

Release date	Data sheet status	Change notice	Supersedes
20090119	Product data sheet	-	ISP1105_1106-08
<ul> <li>Globally chair legal text.</li> </ul>	nanged Philips Semiconductors and	d Philips to ST-NXP	Wireless. Also updated the
• Section 8.	1 "ESD protection": removed the se	cond paragraph.	
20040219	Product data		ISP1105_1106_1107-07
20020329	Product data		ISP1105_1106_1107-06
20011130	Product data		ISP1105_1106_1107-05
20010903	Product data		ISP1105_1106_1107-04
20010802	Preliminary data		ISP1105_1106_1107-03
20010704	Preliminary data	-	ISP1107-02
20010205	Objective specification; ISP1107 stand-alone data sheet only	-	ISP1107-01
20000223	Objective specification; ISP1107 stand-alone data sheet only		-
	20090119	20090119 Product data sheet  Globally changed Philips Semiconductors and legal text.  Section 8.1 "ESD protection": removed the section 20040219 Product data  Objective specification; ISP1107 stand-alone data sheet only  Objective specification; ISP1107	Olobally changed Philips Semiconductors and Philips to ST-NXP legal text.     Section 8.1 "ESD protection": removed the second paragraph.  20040219 Product data  20020329 Product data  20011130 Product data  20010903 Product data  20010904 Preliminary data  20010704 Preliminary data  -  20010205 Objective specification; ISP1107 - stand-alone data sheet only  20000223 Objective specification; ISP1107

ISP1105/1106

**Advanced USB transceivers** 

# 19. Tables

Table 1.	Ordering information
Table 2.	Selection guide
Table 3.	Pin description
Table 4.	Function table
Table 5.	Driving function (pin $\overline{OE} = L$ ) using single-ended
	input data interface for ISP1105
	(pin MODE = L)
Table 6.	Driving function (pin $\overline{OE} = L$ ) using differential
	input data interface for ISP1105 (pin MODE = H)
	and ISP1106
Table 7.	Receiving function (pin $\overline{OE} = H$ )7
Table 8.	Pin states in disable or sharing mode8
Table 9.	Power supply configuration overview8
Table 10.	Power supply input options9
Table 11.	Limiting values
Table 12.	Recommended operating conditions
Table 13.	Static characteristics: supply pins12
Table 14.	Static characteristics: digital pins
Table 15.	Static characteristics: analog I/O pins (D+, D-) 14
Table 16.	Dynamic characteristics: analog I/O pins
	(D+, D-)
Table 17.	Type A carrier tape dimensions for
	ISP1105/1106W
Table 18.	SnPb eutectic process (from J-STD-020C)23
Table 19.	Lead-free process (from J-STD-020C)23
	Revision history

ST-NXP Wireless



### **Advanced USB transceivers**

# 20. Figures

Fig 1.	Block diagram (combined ISP1105 and ISP1106). 3
Fig 2.	Pin configuration ISP1105BS (HVQFN) 4
Fig 3.	Pin configuration ISP1105W (HBCC16)4
Fig 4.	Pin configuration ISP1106DH (TSSOP16) 4
Fig 5.	Pin configuration ISP1106W (HBCC16)4
Fig 6.	Human Body ESD test model10
Fig 7.	Rise and fall times
Fig 8.	Timing of $\overline{OE}$ to D+, D16
Fig 9.	Timing of D+, D- to RCV, VP, VM
Fig 10.	Timing of VO/VPO, FSE0/VMO to D+, D16
Fig 11.	Load for enable and disable times
Fig 12.	Load for VM, VP and RCV
Fig 13.	Load for D+, D17
Fig 14.	HBCC16 package outline18
Fig 15.	HVQFN16 package outline19
Fig 16.	TSSOP16 package outline
Fig 17.	Carrier tape dimensions
Fig 18.	Temperature profiles for large and small
	components
Fig 19.	(H)BCC footprint and solder resist mask
	dimensions

ISP1105/1106

#### **Advanced USB transceivers**

### 21. Contents

1	General description	1
2	Features	1
3	Applications	2
4	Ordering information	2
4.1	Ordering options	2
5	Block diagram	3
6	Pinning information	4
6.1	Pinning	4
6.2	Pin description	5
7	Functional description	7
7.1		7
7.2		7
7.3	· · · · · · · · · · · · · · · · · · ·	8
7.4	11 7 1 1	9
8	Electrostatic discharge (ESD) 10	
8.1	ESD protection	_
8.2	ESD test conditions	_
9	Limiting values	
10	Recommended operating conditions 1	-
10 11	Static characteristics	-
. •	. •	2
11	Static characteristics	2
11 12	Static characteristics	2 5 7
11 12 13	Static characteristics	2 5 7 8
11 12 13 14	Static characteristics	2 5 7 8
11 12 13 14	Static characteristics	2 5 7 8 1
11 12 13 14 15	Static characteristics	2 5 7 8 1 2
11 12 13 14 15 16 16.1 16.2 16.3	Static characteristics13Dynamic characteristics15Test information15Package outline16Packing information26Soldering of SMD packages26Introduction to soldering27Wave and reflow soldering26Wave soldering27Wave soldering27	2 5 7 8 1 2 2
11 12 13 14 15 16 16.1 16.2 16.3 16.4	Static characteristics12Dynamic characteristics15Test information17Package outline18Packing information27Soldering of SMD packages27Introduction to soldering27Wave and reflow soldering27Wave soldering27Reflow soldering27Reflow soldering27	2 5 7 8 1 2 2 3
11 12 13 14 15 16 16.1 16.2 16.3 16.4 17	Static characteristics12Dynamic characteristics15Test information17Package outline18Packing information26Soldering of SMD packages27Introduction to soldering27Wave and reflow soldering27Wave soldering27Reflow soldering27Additional soldering information28	2 5 7 8 1 2 2 2 3 5
11 12 13 14 15 16 16.1 16.2 16.3 16.4 17 17.1	Static characteristics	2 5 7 8 1 2 2 2 3 5 5 5
11 12 13 14 15 16 16.1 16.2 16.3 16.4 17	Static characteristics	2 5 7 8 1 2 2 2 3 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5
11 12 13 14 15 16 16.1 16.2 16.3 16.4 17 17.1	Static characteristics	2 5 7 8 1 2 2 2 3 5 5 6
11 12 13 14 15 16 16.1 16.2 16.3 16.4 17 17.1 17.2	Static characteristics	2 5 7 8 1 2 2 2 3 5 5 6
11 12 13 14 15 16 16.1 16.2 16.3 16.4 17 17.1 17.2	Static characteristics	2 5 7 8 1 2 2 2 3 5 5 6 7

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

#### Please Read Carefully:

Information in this document is provided solely in connection with ST-NXP products. ST-NXP Wireless NV and its subsidiaries ("ST-NXP") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST-NXP products are sold pursuant to ST-NXP's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST-NXP products and services described herein, and ST-NXP assumes no liability whatsoever relating to the choice, selection or use of the ST-NXP products and services described herein. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST-NXP for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST-NXP'S TERMS AND CONDITIONS OF SALE ST-NXP DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST-NXP PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST-NXP REPRESENTATIVE, ST-NXP PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST-NXP PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST-NXP products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST-NXP for the ST-NXP product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST-NXP.

ST-NXP and the ST-NXP logo are trademarks or registered trademarks of ST-NXP in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST-NXP logo is a registered trademark of ST-NXP Wireless. All other names are the property of their respective owners.

© 2009 ST-NXP Wireless - All rights reserved

ST-NXP Wireless group of companies

Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - India - Italy - Japan - Korea - Malaysia - Mexico - Netherlands - Singapore - Sweden - Switzerland - Taiwan - United Kingdom - United States of America

www.stnwireless.com