


Features

- Extremely low output skew: 0.5ns
- Monitor output pin
- Clock busing with Hi-Z state control
- TTL input and CMOS output compatible
- Extremely low static power(1mW,typ.)
- Hysteresis on all inputs
- Device models available on request
- Industrial Operation at -40°C to +85°C
- Packaging (Pb-free & Green available):
 - 20-pin 209-mil wide SSOP (H)
 - 20-pin 300-mil wide SOIC (S)
 - 20-pin 150-mil wide QSOP (Q)

Block Diagram



Description

Pericom Semiconductor's PI49FCT805T and PI49FCT2805T are non-inverting clock drivers. Each clock driver consists of two banks of drivers, driving five outputs each from a standard TTL-compatible CMOS input.

The PI49FCT2805T features a 25-ohm on-chip resistor for lower noise.

Pin Configuration

VccA	1	VccB	20
OA0	2	OB0	19
OA1	3	OB1	18
OA2	4	OB2	17
GNDA	5	GND _B	16
OA3	6	OB3	15
OA4	7	OB4	14
GND _B	8	MON	13
OE _A	9	OE _B	12
INA	10	INB	11

Truth Table⁽¹⁾

Inputs		Outputs	
OE _A , OE _B	INA, INB	OAN, OB _N	MON
L	L	L	L
L	H	H	H
H	L	Z	L
H	H	Z	H

Note:

- H= High Voltage Level
- L= Low Voltage Level
- Z= High Impedance

Pin Description

Pin Name	Description
OE _A , OE _B	Hi-Z State Output Enable Inputs (Active LOW)
INA, INB	Clock Inputs
OAN, OB _N	Clock Outputs (PI49FCT805T/PI49FCT2805T)
MON	Monitor Output
GND	Ground
V _{CC}	Power

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-40°C to +85°C
Supply Voltage to Ground Potential (Inputs & Vcc Only)	-0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only)	-0.5V to +7.0V
DC Input Voltage	-0.5V to +7.0V
DC Output Current	120mA
Power Dissipation	0.5W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics (Over the Operating Range, $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{CC} = 5.0\text{V} \pm 5\%$)

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
VOH	Output HIGH Voltage	V _{CC} =Min., V _{IN} =V _{IH} or V _{IL}	I _{OH} =-24.0mA	2.4	3.3		V
VOL	Output LOW Current	V _{CC} =Min., V _{IN} =V _{IH} or V _{IL}	I _{OL} =64mA		0.3	0.55	V
			I _{OL} =12mA(25Ω)		0.3	0.50	V
V _{IH}	Input HIGH Voltage	Guaranteed Logic HIGH Level		2.0			V
V _{IL}	Input LOW Voltage	Guaranteed Logic LOW Level				0.8	V
I _{IH}	Input HIGH Current	V _{CC} =Max.	V _{IN} =V _{CC}			1	μA
I _{IL}	Input LOW Current	V _{CC} =Max.	V _{IN} =GND			-1	μA
IOZH	High Impedance	V _{CC} =Max.	V _{OUT} =V _{CC}			1	μA
			V _{OUT} =GND			-1	μA
I _I	Input HIGH Current	V _{CC} =Max., V _{IN} =V _{CC} (Max.)				20	μA
V _{IK}	Clamp Diode Voltage	V _{CC} =Min., I _{IN} =-18mA			-0.7	-1.2	V
Ios	Short Circuit Current	V _{CC} =Max. ⁽³⁾ , V _{OUT} =GND		-60	-120	-225	mA
V _H	Input Hysteresis	V _{CC} =5V			200		mV

Capacitance ($T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$)

Parameters ⁽⁴⁾	Description	Test Conditions	Typ	Max.	Units
C _{IN}	Input Capacitance	V _{IN} =0V	6	10	pF
C _{OUT}	Output Capacitance	V _{OUT} =0V	8	12	pF

Notes:

- For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 5.0\text{V}$, $+25^\circ\text{C}$ ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- This parameter is determined by device characterization but is not production tested.

Power Supply Characteristics

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
I _{CC}	Quiescent Power Supply Current	V _{CC} =Max.	V _{IN} =GND or V _{CC}		3	30	μA
ΔI _{CC}	Supply Current per Input @ TTL HIGH	V _{CC} =Max.	V _{IN} =3.4V ⁽³⁾		0.5	2.0	mA
I _{CCD}	Supply Current per Input per MHz ⁽⁴⁾	V _{CC} =Max., Outputs Open O _E A=O _E B=GND Per Output Toggling 50% Duty Cycle	V _{IN} =V _{CC} V _{IN} =GND		0.15	0.25	mA/ MHz
I _C	Total Power Supply Current ⁽⁶⁾	V _{CC} =Max., Outputs Open f _i =10 MHz 50% Duty Cycle O _E A=O _E B=GND Five Outputs Toggling	V _{IN} =V _{CC} V _{IN} =GND		7.7	14.0 ⁽⁵⁾	mA
		V _{CC} =Max., Outputs Open f _i =10 MHz 50% Duty Cycle O _E A=O _E B=GND Five Outputs Toggling	V _{IN} =3.4V V _{IN} =GND		8.0	15.0 ⁽⁵⁾	
		V _{CC} =Max., Outputs Open f _i =2.5 MHz 50% Duty Cycle O _E A=O _E B=GND Eleven Outputs Toggling	V _{IN} =V _{CC} V _{IN} =GND		4.3	8.4 ⁽⁵⁾	
		V _{CC} =Max., Outputs Open f _i =2.5 MHz 50% Duty Cycle O _E A=O _E B=GND Eleven Outputs Toggling	V _{IN} =3.4V V _{IN} =GND		4.8	10.4 ⁽⁵⁾	

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
2. Typical values are at V_{CC} = 5.0V, +25°C ambient.
3. Per TTL driven input (V_{IN} = 3.4V); all other inputs at V_{CC} or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
5. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
6. I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}

$$I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_{CP}/2 + f_i N_i)$$

I_{CC} = Quiescent Current

ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = 3.4V)

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f_i = Input Frequency

N_i = Number of Inputs at f_i


All currents are in milliamperes and all frequencies are in megahertz.

Switching Characteristics over Operating Range

Parameters	Description	Conditions ⁽¹⁾	805T/2805T		805AT/2805AT		805BT/2805BT		805CT/2805CT	
			Com.		Com		Com		Com	
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
t_{PLH} t_{PHL}	Propagation Delay IN_A to OA_N , IN_B to OB_N	$CL = 50\text{pF}$ $RL = 500\Omega$	1.5	6.5	1.5	5.8	1.5	5.0	1.5	4.5
t_{PZH} t_{PZL}	Output Enable Time \bar{OE}_A to \bar{OA}_N , \bar{OE}_B to \bar{OB}_N		1.5	8.0	1.5	8.0	1.5	8.5	1.5	6.2
t_{PHZ} t_{PLZ}	Output Disable Time ⁽⁴⁾ OE_A to \bar{OA}_N , OE_B to \bar{OB}_N		1.5	7.0	1.5	7.0	1.5	6.0	1.5	5.0
$t_{SKew(o)}^{(3)}$	Skew between two outputs of same package (same transition)		—	0.7	—	0.5	—	0.4	—	0.4
$t_{SKew(p)}^{(3)}$	Skew between two opposite transitions ($t_{PHL} - t_{PLH}$) of same output		—	1.0	—	0.7	—	0.5	—	0.5
$t_{SKew(t)}^{(3)}$	Skew between two outputs of different packages at same temperature (same transition)		—	1.5	—	1.0	—	1.0	—	1.0

Notes:

- See test circuit and wave forms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
- Skew measured at worse case temperature (max. temp.).
- This parameter is guaranteed but not production tested.

Test Circuits For All Outputs⁽¹⁾

Switch Position

Test	Switch
Open Drain Disable LOW Enable LOW	Closed
All Other Inputs	Open


Definitions:

C_L = Load capacitance: includes jig and probe capacitance.


R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

Switching Waveforms


Propagation Delay




Output Skew – $t_{SK(o)}$




Enable and Disable Times





Pulse Skew – $t_{SK(p)}$




Package Skew – $t_{SK(t)}$



$$t_{SK(t)} = | t_{PLH2} - t_{PLH1} | \text{ or } | t_{PHL2} - t_{PHL1} |$$

Packaging Mechanical: 20-Pin 209-Mil SSOP (H)

Packaging Mechanical: 20-Pin 150-Mil QSOP (Q)


Packaging Mechanical: 20-Pin 300-Mil SOIC (S)


Ordering Information for PI49FCT805T

Ordering Code	Package Code	Speed Grade	Package Type
PI49FCT805TS	S	Blank	20pin 300-mil SOIC
PI49FCT805TSE	S	Blank	Pb-free & Green, 20pin 300-mil SOIC
PI49FCT805TH	H	Blank	20-pin 209-mil SOIC
PI49FCT805THE	H	Blank	Pb-free & Green, 20-pin 209-mil SOIC
PI49FCT805TQ	Q	Blank	20-pin 150-mil QSOP
PI49FCT805TQE	Q	Blank	Pb-free & Green, 20-pin 150-mil QSOP
PI49FCT805ATS	S	A	20pin 300-mil SOIC
PI49FCT805ATSE	S	A	Pb-free & Green, 20pin 300-mil SOIC
PI49FCT805ATH	H	A	20-pin 209-mil SOIC
PI49FCT805ATHE	H	A	Pb-free & Green, 20-pin 209-mil SOIC
PI49FCT805ATQ	Q	A	20-pin 150-mil QSOP
PI49FCT805ATQE	Q	A	Pb-free & Green, 20-pin 150-mil QSOP
PI49FCT805BTS	S	B	20pin 300-mil SOIC
PI49FCT805BTSE	S	B	Pb-free & Green, 20pin 300-mil SOIC
PI49FCT805BTH	H	B	20-pin 209-mil SOIC
PI49FCT805BTHE	H	B	Pb-free & Green, 20-pin 209-mil SOIC
PI49FCT805BTQ	Q	B	20-pin 150-mil QSOP
PI49FCT805BTQE	Q	B	Pb-free & Green, 20-pin 150-mil QSOP
PI49FCT805CTS	S	C	20pin 300-mil SOIC
PI49FCT805CTSE	S	C	Pb-free & Green, 20pin 300-mil SOIC
PI49FCT805CTH	H	C	20-pin 209-mil SOIC
PI49FCT805CTHE	H	C	Pb-free & Green, 20-pin 209-mil SOIC
PI49FCT805CTQ	Q	C	20-pin 150-mil QSOP
PI49FCT805CTQE	Q	C	Pb-free & Green, 20-pin 150-mil QSOP

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/



PI49FCT805T
PI49FCT2805T
Fast CMOS Clock Driver/Buffer

Ordering Information for PI49FCT2805T

Ordering Code	Package Code	Speed Grade	Package Type
PI49FCT2805TS	S	Blank	20pin 300-mil SOIC
PI49FCT2805TSE	S	Blank	Pb-free & Green, 20pin 300-mil SOIC
PI49FCT2805TQ	Q	Blank	20-pin 150-mil QSOP
PI49FCT2805TQE	Q	Blank	Pb-free & Green, 20-pin 150-mil QSOP
PI49FCT2805ATQ	Q	A	20-pin 150-mil QSOP
PI49FCT2805ATQE	Q	A	Pb-free & Green, 20-pin 150-mil QSOP
PI49FCT2805BTS	S	B	20pin 300-mil SOIC
PI49FCT2805BTSE	S	B	Pb-free & Green, 20pin 300-mil SOIC
PI49FCT2805BTQ	Q	B	20-pin 150-mil QSOP
PI49FCT2805BTQE	Q	B	Pb-free & Green, 20-pin 150-mil QSOP

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/