SLIC-S / TSLIC-S

Subscriber Line Interface Circuit Standard Feature Set

SLIC-S (PEF 4264), Version 2.1 SLIC-S2 (PEF 4264-2), Version 2.1 TSLIC-S (PEF 4364), Version 2.1

Preliminary Data Sheet

Revision 2.0

Communication Solutions



Never stop thinking

Edition 2006-10-10

Published by Infineon Technologies AG 81726 München, Germany

© Infineon Technologies AG 2006. All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



SLIC-S / TSLIC-S Subscriber Line Interface Circuit Standard Feature Set

Revision History: 2006-10-10, Revision 2.0

| Previous Version: Revision 1.0 | | | | | |
|--------------------------------|--|--|--|--|--|
| Page | Subjects (major changes since last revision) | | | | |
| Page 38 | "Recommended PCB Foot Print Pattern for PG-DSO-36-15 Package" on Page 38 modified. | | | | |
| | | | | | |
| | | | | | |
| | | | | | |
| | | | | | |

Trademarks

ABM[®], ACE[®], AOP[®], Arcofi[®], ASM[®], ASP[®], BlueMoon[®], BlueNIX[®], C166[®], DuSLIC[®], ELIC[®], Epic[®], FALC[®], GEMINAX[®], Idec[®], INCA[®], IOM[®], Ipat[®]-2, IPVD[®], Isac[®], Itac[®], IWE[®], IWORX[®], M-GOLD[®], MUSAC[®], MuSLIC[®], OCTALFALC[®], OCTAT[®], POTSWIRE[®], QUADFALC[®], QUAT[®], SCOUT[®], SCT[®], SEROCCO[®], S-GOLD[®], SICAT[®], SICOFI[®], SIEGET[®], SLICOFI[®], SMARTI[®], SOCRATES[®], VDSLite[®], VINETIC[®], 10BaseS[®] are registered trademarks of Infineon Technologies AG.

ConverGate[™], DIGITAPE[™], DUALFALC[™], EasyPort[™], S-GOLDlite[™], S-GOLD2[™], S-GOLD3[™], VINAX[™], WildPass[™], 10BaseV[™], 10BaseVX[™] are trademarks of Infineon Technologies AG.

Microsoft[®] and Visio[®] are registered trademarks of Microsoft Corporation. Linux[®] is a registered trademark of Linus Torvalds. FrameMaker[®] is a registered trademark of Adobe Systems Incorporated. APOXI[®] is a registered trademark of Comneon GmbH & Co. OHG. PrimeCell[®], RealView[®], ARM[®] are registered trademarks of ARM Limited. OakDSPCore[®], TeakLite[®] DSP Core, OCEM[®] are registered trademarks of ParthusCeva Inc.

IndoorGPS[™], GL-20000[™], GL-LN-22[™] are trademarks of Global Locate. ARM926EJ-S[™], ADS[™], Multi-ICE[™] are trademarks of ARM Limited.



Table of Contents

| | Table of Contents | 4 |
|---|--|--|
| | List of Figures | 5 |
| | List of Tables | 6 |
| 1 1.1 1.2 1.3 1.4 1.5 1.6 | General Description Version 2.1: Summary of Changes Features Logic Symbol Pin Configuration Pin Definitions and Functions Functional Block Diagram | 7 7 9 10 12 14 |
| 2 2.1 2.2 | Functional Description | 15 16 17 |
| 3 | Typical Application Circuit for DuSLIC® and VINETIC® | 18 |
| 4 4.1 4.2 4.3 4.4 4.5 4.5.1 4.5.2 4.5.3 4.5.3.1 | Electrical Characteristics Absolute Maximum Ratings Absolute Maximum Ratings Foreign Line Voltages Foreign Line Voltages Operating Range Operating Range Foreign Line Voltages Thermal Resistances Electrical Parameters Electrical Parameters Supply Currents and Power Dissipation DC Characteristics AC Characteristics Frequency Dependence of PSRR Frequency Dependence of PSRR | 21 21 22 22 23 23 25 27 29 |
| 5 | Test Figures | 31 |
| 6 6.1 6.2 6.2.1 6.3 6.3.1 | Package Outlines PG-DSO-20-24 Package PG-VQFN-48-15 Package PG-VQFN-48-15 Package Recommended PCB Foot Print Pattern for PG-VQFN-48-15 Package PG-DSO-36-15 Package PG-DSO-36-15 Package PG-DSO-36-15 Package PG-DSO-36-15 Package PG-DSO-36-15 Package PG-DSO-36-15 Package PG-DSO-36-15 Package | 35 35 36 36 37 38 |
| | | 28 |



List of Figures

| Figure 1 | Logic Symbol SLIC-S/-S2 (PEF 4264/-2) | 9 |
|-----------|---|----|
| Figure 2 | Logic Symbol TSLIC-S (PEF 4364) | 9 |
| Figure 3 | Pin Configuration PG-DSO-20-24 Package (top view) | 10 |
| Figure 4 | Pin Configuration PG-VQFN-48-15 Package (top view). | 10 |
| Figure 5 | Pin Configuration PG-DSO-36-15 Package (dual channel) (top view) | 11 |
| Figure 6 | Block Diagram | 14 |
| Figure 7 | Transversal and Longitudinal Line Currents | 15 |
| Figure 8 | Application Circuit DuSLIC® | 19 |
| Figure 9 | Application Circuit VINETIC® | 20 |
| Figure 10 | Typical Buffer Voltage Drop in Operating Modes ACTL, ACTH, ACTR | 27 |
| Figure 11 | Typical Frequency Dependence of PSRR V _{BATL} /V _{TR} | 29 |
| Figure 12 | Typical Frequency Dependence of PSRR V _{BATH} /V _{TR} | 29 |
| Figure 13 | Typical Frequency Dependence of PSRR V _{HR} /V _{TR} | 30 |
| Figure 14 | Typical Frequency Dependence of PSRR V _{DD} /V _{TR} | 30 |
| Figure 15 | Output Current Limit | 31 |
| Figure 16 | Output Resistance PDRH, PDRHL | 31 |
| Figure 17 | Current Outputs IT, IL | 32 |
| Figure 18 | Transmission Characteristics | 32 |
| Figure 19 | Longitudinal to Transversal Rejection. | 33 |
| Figure 20 | Longitudinal to Transversal Rejection Loop | 33 |
| Figure 21 | Transversal to Longitudinal Rejection. | 34 |
| Figure 22 | Ring Amplitude | 34 |
| Figure 23 | Package Outline for PG-DSO-20-24 (Plastic Green Dual Small Outline) | 35 |
| Figure 24 | Package Outline for PG-VQFN-48-15 (Plastic Green Very thin Profile Quad Flatpack No-lead) | 36 |
| Figure 25 | Package Outline for PG-DSO-36-15 (Plastic Green Dual Small Outline) | 37 |
| Figure 26 | Footprint for PG-DSO-36-15 | 38 |



List of Tables

| Pin Definitions and Functions PG-DSO-20-24 and PG-VQFN-48-15 | 12 |
|--|--|
| Pin Definitions and Functions PG-DSO-36-15 | 13 |
| SLIC-S Mode Table | 16 |
| SLIC-S Modes and Supplies | 16 |
| External Components DuSLIC® / VINETIC® for 2 Channels | 18 |
| Absolute Maximum Ratings | 21 |
| Voltage Limits on Output Pins | 21 |
| Current Limits on Output Pins | 22 |
| Operating Range | 22 |
| Thermal Resistances | 22 |
| Supply Currents, Power Dissipation ($I_R = I_T = 0$; $V_{TR} = 0$; one channel) | 23 |
| Output Stage Power Dissipation | 24 |
| DC Characteristics (V _{ACP} = V _{ACN} = 1.5 V) | 25 |
| AC Characteristics | 27 |
| | Pin Definitions and Functions PG-DSO-20-24 and PG-VQFN-48-15 Pin Definitions and Functions PG-DSO-36-15 SLIC-S Mode Table External Components DuSLIC® / VINETIC® for 2 Channels Absolute Maximum Ratings Voltage Limits on Output Pins Current Limits on Output Pins Operating Range Thermal Resistances Supply Currents, Power Dissipation ($I_R = I_T = 0$; $V_{TR} = 0$; one channel) Output Stage Power Dissipation DC Characteristics ($V_{ACP} = V_{ACN} = 1.5 V$) AC Characteristics |



1 General Description

Infineon Technologies' high voltage ringing Subscriber Line Interface Circuit SLIC-S (PEF 4264) Version 2.1 (V2.1) is the latest out of the well-known and broadly used SLIC-S family. It has been designed not only to cover all previous SLIC-S applications, but also to extend the supply voltage range to 120 V to enable balanced sinusoidal ring signals up to 65 V_{ms} .

As SLIC-S V2.1 is pin compatible with its previous versions, it can be operated with all codec devices of the DuSLIC[®] or VINETIC[®] chip sets. The highly flexible device offers 3.3 V and 5 V compatibility. Integrated supply switches allow the choice between two negative battery voltages for voice transmission, whereas in the ring mode an additional positive supply voltage is used.

To minimize the average system power dissipation, a power-down mode can be utilized; the transmission part is switched off completely and off-hook supervision is provided by activating a simple line current sensor with negligible power consumption.

SLIC-S V2.1 is available in a single (PEF 4264) channel version in either PG-DSO-20-24 or PG-VQFN-48-15 power packages, or in a dual channel version (PEF 4364), packaged in PG-DSO-36-15.

1.1 Version 2.1: Summary of Changes

Compared with the previous version of SLIC-S (PEB 4264 V1.2), the new version V2.1 is characterized by the following changes:

- Increased supply voltage range VHR VBATH of up to 120 V
- Sinusoidal ring voltage up to 65 V_{rms}
- High impedance DC inputs
- Fully differential receive path VCMS pin not required
- Fast current limitation for improved overvoltage behaviour
- Electrical Parameters (Chapter 4.5):
 - Supply currents
 - Open loop resistances RTG, RRB
 - Power down open loop line voltage
 - Off-hook output current on IT
 - IT output current reverse polarity (limitation with VDD = 3.3 V)
- Application circuit:
 - 100 nF / 50 V capacitor at CEXT
 - Per channel series diode in VBATL supply mandatory (no shared diodes)



Subscriber Line Interface Circuit Standard Feature Set SLIC-S SLIC-S2 TSLIC-S PEF 4264 PEF 4264-2 PEF 4364

Version 2.1

1.2 Features

- High voltage SLIC with integrated ringing
- Compatible with both 3.3 and 5 V systems
- · Available in single and dual-channel versions
- High-voltage line feed (long loop driving capability)
- · Sensing of transversal and longitudinal line currents
- Two Battery voltages (–15 V … –70 V)
- Positive ring supply voltage up to +70 V
- Total supply voltage up to 120 V
- Integrated balanced ringing up to 65 V_{rms}
- High longitudinal balance performance with SLIC-S2 (PEF 4264-2)
- Power-saving active mode (ACTL) with reduced battery voltage
- Power Down mode with negligible power consumption
- · Package options:
 - PG-DSO-20-24
 - PG-VQFN-48-15
 - PG-DSO-36-15 (dual channel)
- Reliable Smart Power Technology



| Product Name | Product Type | Package | |
|------------------|-------------------------|---------------|--|
| SLIC-S / SLIC-S2 | PEF 4264T / PEF 4264-2T | PG-DSO-20-24 | |
| SLIC-S / SLIC-S2 | PEF 4264V / PEF 4264-2V | PG-VQFN-48-15 | |
| TSLIC-S | PEF 4364T | PG-DSO-36-15 | |



1.3 Logic Symbol



Figure 1 Logic Symbol SLIC-S/-S2 (PEF 4264/-2)



Figure 2 Logic Symbol TSLIC-S (PEF 4364)



1.4 Pin Configuration



Figure 3 Pin Configuration PG-DSO-20-24 Package (top view)



Figure 4 Pin Configuration PG-VQFN-48-15 Package (top view)



SLIC-S / TSLIC-S PEF 4264 / PEF 4364

General Description



Figure 5 Pin Configuration PG-DSO-36-15 Package (dual channel) (top view)



1.5 Pin Definitions and Functions

| Pin No. Pin No. Name Pin | | | Pin | Function | |
|--------------------------|-------------------|-------|------|---|--|
| PG-DSO- 20-24 | PG-VQFN- 48-15 | | Туре | | |
| 1 | 35 | RING | I/O | Subscriber loop connection RING | |
| 2 | 38 | TIP | I/O | Subscriber loop connection TIP | |
| 3 | 40 | BGND | GND | Battery ground: reference for TIP, RING, VBATH, VBATL and VHR | |
| 4 | 41 | VHR | PWR | Auxiliary positive battery supply voltage used in ringing mode (5 V $\leq V_{\rm HR} \leq$ 70 V) | |
| 5 | 42 | VDD | PWR | Positive supply voltage (+3.3 or +5 V), referred to AGND | |
| 6 | 43 | VBATL | PWR | Second negative battery supply voltage (-15 V $\ge V_{BATL} \ge V_{BATH}$) | |
| 7 | 44 | VBATH | PWR | Most negative battery supply voltage; chip substrate potential (-20 V $\ge V_{BATH} \ge -70$ V) | |
| 9 | 47 | AGND | GND | Analog ground: reference for VDD and all signal and control pins except TIP and RING | |
| 10 | 2 | CEXT | 0 | Common mode line potential with high output resistance (160 k Ω); an external capacitance allows supply voltage filtering | |
| 12 | 15 | ACN | I | ACP - ACN: differential two-wire AC input voltage; at TIP/RING | |
| 13 | 16 | ACP | | amplified by -6 | |
| 14 | 17 | DCN | I | DCP - DCN: differential DC or ring input voltage; at TIP/RING | |
| 15 | 18 | DCP | | amplified by -30 (ACTL, ACTH) and -60 (ACTR mode), respectively | |
| 17 | 20 | C2 | 1 | Ternary logic input, controlling the operation mode | |
| 18 | 21 | C1 | I/O | Ternary logic input, controlling the operation mode in case of thermal overload (chip temperature exceeding 165 °C) this pin sinks a current of typically 150 μA. | |
| 19 | 22 | IL | 0 | Current output: longitudinal line current scaled down by a factor of 100 | |
| 20 | 23 | IT | 0 | Current output: transversal line current scaled down by a factor of 50 | |
| 8, 11, 16 | 1) | N.C. | | Not connected | |

Table 1 Pin Definitions and Functions PG-DSO-20-24 and PG-VQFN-48-15

1) For the PG-VQFN-48-15 package the following pins are not connected:

1,3,4,5,6,7,8,9,10,11,12,13,14,24,25,26,27,28,29,30,31,32,33,34,36,37,39,45,46,48



| | Fin Demilion | s and i unci | |
|---------|--------------|--------------|---|
| Pin No. | Name | Pin Type | Function |
| 1 | RINGA | I/O | Subscriber loop connection RING (Channel A) |
| 10 | RINGB | | Subscriber loop connection RING (Channel B) |
| 2 | TIPA | I/O | Subscriber loop connection TIP |
| 11 | TIPB | | |
| 3 | BGNDA | GND | Battery ground: reference for TIP, RING, VBATH, VBATL and VHR |
| 12 | BGNDB | | |
| 4 | VHRA | PWR | Auxiliary positive battery supply voltage used in ringing mode |
| 13 | VHRB | | $(5 \text{ V} \le V_{\text{HR}} \le 70 \text{ V})$ |
| 5 | VDDA | PWR | Positive supply voltage (+3.3 or +5 V), referred to AGND |
| 14 | VDDB | | |
| 6 | VBATLA | PWR | Second negative battery supply voltage (–15 V $\ge V_{\text{BATL}} \ge V_{\text{BATH}}$) |
| 15 | VBATLB | | |
| 7, 16 | VBATH | PWR | Most negative battery supply voltage; chip substrate potential |
| | | | $(-20 \text{ V} \ge V_{\text{BATH}} \ge -70 \text{ V})$ |
| 8 | AGNDA | GND | Analog ground: reference for VDD and all signal and control pins |
| 17 | AGNDB | | except TIP and RING |
| 9 | CEXTA | 0 | Common mode line potential with high output resistance (160 k Ω); |
| 18 | CEXTB | | an external capacitance allows supply voltage filtering |
| 29, 30 | ACNA, ACPA | I | ACP - ACN: differential two-wire AC input voltage; at TIP/RING |
| 20, 21 | ACNB, ACPB | | amplified by -6 |
| 31, 32 | DCNA, DCPA | I | DCP - DCN: differential DC or ring input voltage; at TIP/RING amplified |
| 22, 23 | DCNB, DCPB | | by -30 (ACTL, ACTH) and -60 (ACTR mode), respectively |
| 33 | C2A | 1 | Ternary logic input, controlling the operation mode |
| 24 | C2B | | |
| 34 | C1A | I/O | Ternary logic input, controlling the operation mode |
| 25 | C1B | | in case of thermal overload (chip temperature exceeding 165 °C) this |
| | | _ | pin sinks a current of typically 150 µA. |
| 35 | ILA | 0 | Current output: longitudinal line current scaled down by a factor of 100 |
| 26 | ILB | | |
| 36 | ITA | 0 | Current output: transversal line current scaled down by a factor of 50 |
| 27 | ПВ | | |
| 19, 28 | N.C. | | Not connected |

Table 2 Pin Definitions and Functions PG-DSO-36-15



1.6 Functional Block Diagram



Figure 6 Block Diagram

Note: As in the dual channel version both channels "A" and "B" are identical, channel independent pin names (e.g. "TIP" instead of "TIPA / TIPB") are used throughout this document (with the exception of **Table 2**)



Functional Description

2 Functional Description

A functional block diagram is shown in **Figure 6**.

SLIC-S V2.1 supports AC and DC control loops based on feeding a voltage V_{TR} to the line and sensing the transversal line current I_{Trans} and the longitudinal current I_{Long} .

In receive direction, DC and AC voltages are handled separately with different gains. Both are applied differentially via the codec interface pins DCP / DCN and ACP / ACN, respectively, defining the transversal line voltage V_{TR} through

$$V_{\text{TR}} = V_{\text{TIP}} - V_{\text{RING}} = V_{\text{ab}} =$$

= 30 * ($V_{\rm DCP}$ – $V_{\rm DCN}$) + 6 * ($V_{\rm ACP}$ – $V_{\rm ACN}$) for modes ACTH, ACTL

= 60 *
$$(V_{\text{DCP}} - V_{\text{DCN}})$$
 + 6 * $(V_{\text{ACP}} - V_{\text{ACN}})$ for mode ACTR

As the ring signal is processed in the DC path, the DC gain is doubled in the ring mode ACTR to enable the full output voltage swing.

The common mode line voltage is always equal to the mean supply voltage, $V_{CM} = (V_{HI} + V_{BI}) / 2$, leading to symmetrical line potentials with respect to the supplies. Depending on the operation mode, V_{HI} is switched either to V_{HR} or to BGND via the VH switch, whereas V_{BI} is connected either to V_{BATH} via the VBAT switch or to V_{BATL} via an external diode.

A reversed polarity of V_{TR} is easily obtained by changing the polarity of ($V_{\text{DCP}} - V_{\text{DCN}}$).

In transmit direction, the transversal and longitudinal line currents I_{Trans} and I_{Long} (Figure 7) are measured, and scaled images are provided at the IT and IL pins, respectively:

$$I_{\text{IT}} = (I_{\text{T}} + I_{\text{R}}) / 100 = I_{\text{Trans}} / 50 \qquad \qquad I_{\text{IL}} = (I_{\text{T}} - I_{\text{R}}) / 200 = I_{\text{Long}} / 100 \\ I_{\text{Trans}} = (I_{\text{T}} + I_{\text{R}}) / 2 \qquad \qquad \qquad I_{\text{Long}} = (I_{\text{T}} - I_{\text{R}}) / 2$$

For off-hook detection in PDRH mode, 5 k Ω resistors are connected from TIP to BGND and from RING to VBATH, respectively. The currents through these resistors, I_{T0} and I_{R0} , are sensed, scaled and provided at IT:

 $I_{\rm IT0} = (I_{\rm T0} + I_{\rm R0}) / 10 = I_{\rm TRANS0} / 5$



Figure 7 Transversal and Longitudinal Line Currents



Functional Description

2.1 Operating Modes

SLIC-S V2.1 operates in the following modes controlled by ternary logic signals at C1 and C2:

Table 3SLIC-S Mode Table

| | | | C2 | | | | |
|----|-----------------|------|-------|------|--|--|--|
| | | L | Μ | Н | | | |
| C1 | L ¹⁾ | PDH | PDRHL | PDRH | | | |
| | М | ACTL | ACTH | ACTR | | | |
| | Н | HIRT | HIT | HIR | | | |

1) No 'Overtemp' signaling possible via pin C1, if C1 is low.

| Mode | Mode Description | Internal Supply Voltages V_{BI} , V_{HI} VBATH, VH switch open | | |
|-------|--------------------------------|--|--|--|
| PDH | Power Down High Impedance | | | |
| PDRH | Power Down Resistive High | VBATH, VH switch open | | |
| PDRHL | Power Down Resistive High Load | VBATH, VH switch open | | |
| ACTL | Active Low | VBATL, BGND | | |
| АСТН | Active High | VBATH, BGND | | |
| ACTR | Active Ring | VBATH, VHR | | |
| HIRT | High Impedance on RING and TIP | VBATH, VHR | | |
| ніт | High Impedance on TIP | VBATH, VHR | | |
| HIR | High Impedance on RING | VBATH, VHR | | |

Table 4 SLIC-S Modes and Supplies

Power Down High Impedance (PDH)

PDH offers high impedance at TIP and RING; it can be used for testing purposes or when an error condition occurs. In PDH mode all functions are switched off. Off-hook detection is not available.

Power Down Resistive High (PDRH)

Power consumption is reduced to a minimum by switching completely off all voice transmission functions. To allow off-hook detection, PDRH provides a connection of $5 k\Omega$ each from TIP to BGND and RING to VBATH, respectively, while the output buffers show high impedance (see **Figure 6**). The current through these resistors is sensed, scaled by 1/5 and transferred to the IT pin for off-hook supervision.

Power Down Resistive High Load (PDRHL)

PDRHL is used as a transition state from Power Down to Active modes (automatically initiated during a mode change). It causes fast preloading of CEXT in order to suppress line voltage transients.

Active Low (ACTL), Active High (ACTH)

These are the regular transmission modes for voiceband. The line-driving section is operated between BGND and VBATL (ACTL) or VBATH (ACTH).

Active Ring (ACTR)

Utilizing an additional positive battery voltage $V_{\rm HR}$, this mode allows balanced ringing of up to 65 Vrms or feeding of very long telephone lines. In ACTR mode the DC voltage gain is doubled to 60.



Functional Description

High Impedance (HIR, HIT, HIRT)

In these modes each of the line outputs can be programmed to show high impedance. HIT switches off the TIP buffer, while HIR switches off the RING buffer. The current through the active buffer is still sensed. In the HIRT mode both buffers show high impedance. The current sensor remains active thus allowing sensor offset calibration (for test purposes).

2.2 Current Limitation / Overtemperature Protection

In any operating mode the total current delivered by the output drivers is limited to typically 85 mA.

If, however, the junction temperature exceeds 165 °C, the current limit is further reduced to keep the junction temperature constant.

Simultaneously, pin C1 sinks a signalling current I_{therm} .



Typical Application Circuit for DuSLIC® and VINETIC®

3 Typical Application Circuit for DuSLIC[®] and VINETIC[®]

Figure 8 to **Figure 9** show one channel of application circuits including SLIC-S / TSLIC-S V2.1 and SLICOFI[®]-2/-2S or VINETIC[®] codec (please refer to the latest DuSLIC[®] or VINETIC[®] Data Sheet).

In **Table 5** the recommended external components for a dual channel DuSLIC[®] or VINETIC[®] system and their typical values are listed.

| No. | Symbol | Value | Unit | Relat. Tol. | Rating | DuSLIC [®] Systems | VINETIC [®] Systems |
|-----|------------------------------|---|------|-------------------|--------------|--------------------------------|---------------------------------|
| 2 | R _{IT1} | 470 | Ω | 1 % | - | х | - |
| 2 | R _{IT1} | 510 | Ω | 1 % | _ | _ | x |
| 2 | R _{IT2} | 680 | Ω | 1 % | - | х | x |
| 2 | R _{IL} | 1.6 | kΩ | 1 % | _ | х | x |
| 4 | R _{STAB} | 30 | Ω | 1 % ¹⁾ | - | х | x |
| 4 | C_{STAB} | 15 | | | 100 V | х | x |
| 2 | $C_{\rm DC}$ | 120 | nF | 10 % | 10 V | х | - |
| 2 | $C_{\rm DC}$ | 220 | nF | 10 % | 10 V | - | x ²⁾ |
| 2 | C_{ITAC} | 680 | nF | 10 % | 10 V | х | - |
| 2 | C_{ITAC} | 1 | μF | 10 % | 10 V | - | x |
| 1 | C_{PRE} | 18 | nF | 5 % | 10 V | - | x |
| 2 | $C_{\rm VCMIT}$ | 680 | nF | 10 % | 10 V | х | - |
| 1 | C_{REF} | 68 | nF | 20 % | 10 V | х | x |
| 2 | C_{EXT} | 100 | nF | 20 % | 50 V | х | x |
| 6 | <i>C</i> ₁ | 100 | nF | 10 % | 10 V | х | - |
| 13 | <i>C</i> ₁ | 100 | nF | 10 % | 10 V | - | x |
| 6 | <i>C</i> ₂ | 100 | nF | 10 % | 100 V | х | x |
| 1 | <i>C</i> ₃ | 4.7 | μF | 20 % | 10 V, Tantal | х | _ |
| 4 | D_{1}, D_{2} | BAS 21 | - | _ | _ | х | x |
| 2 | D ₃ ³⁾ | BAS 21 | - | - | - | x | x |
| 2 | OVP ⁴⁾ | Overvoltage Protection (e.g. thyristor) | - | - | - | x | X |
| 4 | OCP ⁴⁾ | Overcurrent Protection (e.g. LFR, fuse, PTC) | - | - | - | x | x |

 Table 5
 External Components DuSLIC[®] / VINETIC[®] for 2 Channels

1) Matching tolerance depends on longitudinal balance requirements (for details see [2]).

2) With VINETIC[®]-2CPE this capacitance is substituted by 100 nF between DCN and DCP.

3) Due to the changed battery switch concept (see Figure 6), the VBATL series diode must not be shared between different channels; one diode per channel is mandatory (also for applications with TSLIC-S).

4) See [1]



SLIC-S / TSLIC-S PEF 4264 / PEF 4364

Typical Application Circuit for DuSLIC® and VINETIC®



Preliminary Data Sheet



SLIC-S / TSLIC-S PEF 4264 / PEF 4364

Typical Application Circuit for DuSLIC® and VINETIC®



Application Circuit VINETIC® Figure 9



4 Electrical Characteristics

4.1 Absolute Maximum Ratings

Table 6 Absolute Maximum Ratings

| Parameter | Symbol | Values | | | Unit | Note / | |
|--|---|--------|------|-----------------------|------|--|--|
| | | Min. | Тур. | Max. | | Test Condition | |
| Battery voltage low | V _{BATL} | -70 | - | 0.4 | V | Referred to BGND | |
| Battery voltage high | V _{BATH} | -75 | - | 0.4 | V | Referred to BGND | |
| Battery voltage difference | $V_{BATL} - V_{BATH}$ | -0.4 | - | - | V | - | |
| Auxiliary supply voltage | V _{HR} | -0.4 | - | 75 | V | Referred to BGND | |
| Total battery supply voltage, continuous | V _{HR} – V _{BATH} | -0.4 | - | 125 | V | - | |
| $V_{\rm DD}$ supply voltage | V _{DD} | -0.4 | - | 7 | V | Referred to AGND | |
| Ground voltage difference | $V_{\rm BGND} - V_{\rm AGND}$ | -0.4 | - | 0.4 | V | - | |
| Input voltages | $\begin{array}{c} V_{\rm DCP},V_{\rm DCN},V_{\rm ACP},\\ V_{\rm ACN},V_{\rm C1},V_{\rm C2},\\ V_{\rm C3} \end{array}$ | -0.4 | - | V _{DD} + 0.4 | V | Referred to AGND | |
| Junction temperature | Tj | - | - | 150 | °C | - | |
| ESD voltage, all pins | - | - | - | 1 | kV | SDM (Socketed Device Model) ¹⁾ | |
| | - | - | - | 1 | kV | HBM (Human Body Model) ¹⁾ | |

1) EOS/ESD Assn. Standard DS5.3-1993.

Attention: Stresses exceeding the max. values listed above may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

4.2 Foreign Line Voltages

External voltages applied at the line outputs may cause large currents in the SLIC. The resulting on-chip power dissipation has to be limited to avoid thermal destruction, if the overtemperature protection cannot react sufficiently fast due to high local power density. The safe power dissipation values are strongly dependent on duration. They can be expressed in terms of voltage and current limits directly at the TIP and RING pins (see **Table 7** and **Table 8**).

| Voltage Duration | Pins | Min. Voltage [V] | Max. Voltage [V] |
|------------------|-----------|---------------------------------------|----------------------|
| Continuous | TIP, RING | <i>V</i> _{ВАТН} – 0.4 | V _{HR} + 5 |
| < 10 ms | TIP, RING | V _{ватн} – 5 | V _{HR} + 10 |
| < 100 µs | TIP, RING | <i>V</i> _{ВАТН} – 10 | V _{HR} + 20 |
| < 1 µs | TIP, RING | <i>V</i> _{ВАТН} – 15 | V _{HR} + 20 |

 Table 7
 Voltage Limits on Output Pins



| Current Duration | Pins | Min. current [A] | Max. current [A] | | | | | | | |
|------------------|-----------|------------------|------------------|--|--|--|--|--|--|--|
| Continuous | TIP, RING | - 0.1 | 0.1 | | | | | | | |
| < 10 ms | TIP, RING | - 0.5 | 0.5 | | | | | | | |
| < 100 μs | TIP, RING | - 1.0 | 1.0 | | | | | | | |
| < 1 µs | TIP, RING | – 1.5 | 1.5 | | | | | | | |

Table 8 Current Limits on Output Pins

The above limitations have to be regarded as typical. They are valid simultaneously. Together with external circuitry they determine protection requirements (see [1]).

4.3 Operating Range

| Parameter | Symbol | Values | | | Unit | Note / Test Condition |
|---|-----------------------------------|----------|------|-----------------------|------|-----------------------|
| | | Min. | Тур. | Max. | | |
| Battery voltage L ¹⁾ | V _{BATL} | -65 | - | –15 | V | Referred to BGND |
| Battery voltage H ¹⁾ | V _{BATH} | -70 | - | -20 | V | Referred to BGND |
| Auxiliary supply voltage | V _{HR} | V_{DD} | - | 70 | V | Referred to BGND |
| Total battery supply voltage | $V_{\rm HR} - V_{\rm BATH}$ | - | - | 120 | V | - |
| $V_{\rm DD}$ supply voltage | V _{DD} | 3.15 | - | 5.5 | V | Referred to AGND |
| Ground voltage difference | $V_{\rm BGND}$ – $V_{\rm AGND}$ | -0.4 | - | 0.4 | V | - |
| Voltage at pins IT, IL | V _{IT} , V _{IL} | -0.4 | - | V _{DD} - 0.6 | V | Referred to AGND |
| Input range V_{DCP} , V_{DCN} , V_{ACP} , V_{ACN} | | 0 | - | 3.3 | V | Referred to AGND |
| Ambient temperature | T _{amb} | -40 | - | 85 | °C | - |
| Junction temperature | T _J | - | - | 125 ²⁾ | °C | - |

Table 9Operating Range

1) If the battery switch is not used, VBATL has to be connected with VBATH

2) Operation up to *T*_J = 150 °C possible. However, a permanent junction temperature exceeding 125 °C could degrade device reliability.

4.4 Thermal Resistances

| Parameter | Symbol | Values | | | Unit | Note / Test Condition | | | |
|---------------------|---------------------|--------|------|------|------|---|--|--|--|
| | | Min. | Тур. | Max. | | | | | |
| Junction to case | R _{th, jC} | - | 2 | - | K/W | All packages | | | |
| Junction to ambient | R _{th, jA} | - | 50 | - | K/W | PG-DSO-20-24 without heatsink | | | |
| | | - | 20 | - | K/W | PG-DSO-20-24 with heatsink PG-DSO-36-15, 4-layer JEDEC PCB with vias, die pad soldered to PCB (footprint see Chapter 6.3.1) | | | |
| | | - | 25 | - | K/W | PG-VQFN-48-15, 4-layer JEDEC PCB with vias, die pad soldered to PCB (footprint see Chapter 6.2.1) | | | |

Table 10 Thermal Resistances



4.5 Electrical Parameters

Unless otherwise stated, minimum and maximum values are valid within the full operating range.

Testing is performed according to the specific test figures at $V_{\text{BATH}} = -48$ V, $V_{\text{BATL}} = -24$ V, $V_{\text{HR}} = +32$ V and $V_{\text{DD}} = +3.3$ V.

Functionality and performance is guaranteed for $T_A = 0$ to 70 °C by production testing. Extended temperature range operation at -40 °C < T_A < 85 °C is guaranteed by design, characterization and periodically sampling and testing production devices at the temperature extremes.

4.5.1 Supply Currents and Power Dissipation

| Parameter | Symbol | | Value | es e | Unit | Note / | No. |
|---|-------------------|------------|-----------|--|------|--------------------|-----|
| | | Min. | Тур. | Max. | | Test Conditi on | |
| Power Down High I | mpedance, Power | Down Resis | tive High | 1 | | | 4 |
| $V_{\rm DD}$ current | I _{DD} | - | 250 | 350 | μA | - | 1 |
| $V_{\rm BATH}$ current | I _{BATH} | - | 40 | 80 | μA | - | 2 |
| $V_{\rm BATL}$ current | I _{BATL} | - | 0 | 10 | μA | - | 3 |
| $V_{\rm HR}$ current | I _{HR} | - | 0 | 10 | μA | - | 4 |
| Active Low | | | | | | | |
| V _{DD} current | I _{DD} | - | 2.2 | 2.8 | mA | - | 5 |
| V_{BATH} current | I _{BATH} | _ | 40 | 80 | μA | _ | 6 |
| V_{BATL} current ¹⁾ | IBATL | - | 3.3 | 4 | mA | - | 7 |
| $V_{\rm HR}$ current | I _{HR} | _ | 0 | 10 | μA | _ | 8 |
| Active High | | | | | | | |
| $V_{\rm DD}$ current | I _{DD} | - | 2.6 | 3.2 | mA | - | 9 |
| $V_{\rm BATH} {\rm current}^{2)}$ | I _{BATH} | - | 3.8 | 4.5 | mA | - | 10 |
| V_{BATL} current | IBATL | - | 0 | 10 | μA | - | 11 |
| $V_{\rm HR}$ current | I _{HR} | - | 0 | 10 | μA | - | 12 |
| Active Ring | | | | | | | |
| $V_{\rm DD}$ current | I _{DD} | - | 1.5 | 2 | mA | - | 13 |
| $V_{\rm BATH}$ current ³⁾ | I _{BATH} | - | 3.5 | 4.3 | mA | - | 14 |
| V_{BATL} current | IBATL | - | 0 | 10 | μA | - | 15 |
| $V_{\rm HR}$ current ⁴⁾ | I _{HR} | - | 1.8 | 2.3 | mA | - | 16 |
| High Impedance on | TIP or RING (HIR | HIT) | | | | | |
| $V_{\rm DD}$ current | I _{DD} | - | 1.5 | 2 | mA | - | 17 |
| V_{BATH} current | I _{BATH} | - | 2.9 | 3.6 | mA | - | 18 |
| V_{BATL} current | IBATL | - | 0 | 10 | μA | - | 19 |
| $V_{\rm HR}$ current | I _{HR} | - | 1.3 | 1.7 | mA | - | 20 |
| High Impedance on | TIP and RING (HI | RT) | | | | | |
| V _{DD} current | I _{DD} | - | 1.4 | 1.8 | mA | - | 21 |
| $V_{\rm BATH}$ current | I _{BATH} | | 2.2 | 2.8 | mA | - | 22 |

Table 11Supply Currents, Power Dissipation ($I_R = I_T = 0$; $V_{TR} = 0$; one channel)



| Parameter | Symbol | | Value | Unit | Note / | No. | |
|------------------------|-------------------|------|-------|------|--------|--------------------|----|
| | | Min. | Тур. | Max. | | Test Conditi on | |
| $V_{\rm BATL}$ current | I _{BATL} | - | 0 | 10 | μA | - | 23 |
| $V_{\rm HR}$ current | I _{HR} | - | 0.8 | 1.1 | mA | - | 24 |

Table 11Supply Currents, Power Dissipation ($I_R = I_T = 0$; $V_{TR} = 0$; one channel) (cont'd)

1) Current depending on supply voltage: I_{BATL} (V_{BATL}) = I_{BATL} (-24 V) + (- V_{BATL} - 24) / 40 k Ω

2) Current depending on supply voltage: I_{BATH} (V_{BATH}) = I_{BATH} (-48 V) + (- V_{BATH} - 48) / 40 k Ω

3) Current depending on line voltage: I_{BATH} (V_{TR}) = I_{BATH} (θ) + | V_{TR} | / 40 k Ω

4) Current depending on line voltage: $I_{\text{HR}} (V_{\text{TR}}) = I_{\text{HR}} (0) + |V_{\text{TR}}| / 60 \text{ k}\Omega$

The total power dissipated in the SLIC consists of the quiescent power P_Q due to the supply currents and the output stage power P_O caused by any line current I_{Trans} (see Table 12).

 $P_{\text{tot}} = P_{\text{Q}} + P_{\text{O}}$

with $P_{\text{Q}} = V_{\text{DD}} * I_{\text{DD}} + |V_{\text{BATH}}| * I_{\text{BATH}} + |V_{\text{BATL}}| * I_{\text{BATL}} + V_{\text{HR}} * I_{\text{HR}}$

Table 12 Output Stage Power Dissipation

| Operating Mode | Equation for P_0 Calculation | Comment |
|----------------|---|---|
| ACTL | $P_{\rm O}$ = (1.05 * $ V_{\rm BATL} - V_{\rm TR}$) * $I_{\rm Trans}$ | - |
| ACTH | $P_{\rm O}$ = (1.05 * $ V_{\rm BATH} - V_{\rm TR}$) * $I_{\rm Trans}$ | - |
| ACTR | $P_{\rm O}$ = (1.02 * $V_{\rm HR}$ + 1.05 * $ V_{\rm BATH} - V_{\rm TR}$) * $I_{\rm Trans}$ | Ohmic load |
| | $P_{\rm O} = [4 * (V_{\rm H} + V_{\rm BATH}) - \pi * V_{\rm P} * \cos \varphi] * V_{\rm P} / (2 * \pi * Z_{\rm L})$ | complex load Z = $Z_L e^i \varphi$, V_P , peak ring voltage |

For the dual channel version, the power values of each channel have to be added to yield the total power dissipation.



4.5.2 DC Characteristics

Table 13DC Characteristics (V_{ACP} = V_{ACN} = 1.5 V)

| Parameter | Symbol | | Values | 5 | Unit | Note / Test Condition | No. |
|---|--|-------|--------|-------|------|---|-----|
| | | Min. | Тур. | Max. | | | |
| Line Termination TIP, RIN | G | 1 | 1 | 1 | | | |
| Differential DC line voltage | $V_{\mathrm{TR, DC}}$ | -0.4 | 0 | 0.4 | V | $V_{\rm DCP} = V_{\rm DCN} = 1.5 V$ Modes: ACTx | 25 |
| | | 23.5 | 24 | 24.5 | V | $V_{\rm DCP} - V_{\rm DCN}$ = 0.8 V Mode: ACTH | 26 |
| | | -24.5 | -24 | -23.5 | V | $V_{\rm DCP} - V_{\rm DCN}$ = -0.8 V Mode: ACTH | 27 |
| Common mode DC line | $V_{\text{TIP, DC}} =$ | -13 | -12 | -11 | V | Mode: ACTL | 28 |
| voltage | $= V_{RING, DC}$ | -25 | -24 | -23 | V | Mode: ACTH | 29 |
| | | -10 | -9 | -8 | V | Mode: ACTR | 30 |
| DC line voltage drop (see Figure 10) | – V _{BATH} – V _{TR, max} | _ | 2.5 | 3 | V | $I_{\text{Trans,DC}} = 20 \text{ mA}$ $V_{\text{DCP}} - V_{\text{DCN}} = 2.5 \text{ V}$ Temp = 25°C ¹⁾ Mode: ACTH | 31 |
| Output current limit (see | $ I_{R, \max} , I_{T, \max} $ | 70 | 85 | 100 | mA | $V_{\rm T}, V_{\rm R}$ = 0 (sinking) | 32 |
| Figure 15) | | 80 | 100 | 120 | mA | $V_{T}, V_{R} = V_{BATx}$ (sourcing) Temp = 25°C ²⁾ | 33 |
| Open loop resistance TIP | R _{TG} | 4.2 | 5 | 5.8 | kΩ | Temp = 25°C ³⁾ | 34 |
| to $V_{\rm BGND}$ (see Figure 16) | | | | | | Mode: PDRH | |
| Open loop resistance RING to V_{BATH} (see Figure 16) | R _{RB} | 4.2 | 5 | 5.8 | kΩ | Temp = 25°C ³⁾ Mode: PDRH | 35 |
| Power down open loop line voltage | $V_{\text{TR,PD}}$ = = $-V_{\text{BATH}}$ - V_{DOH} | 42 | 44 | 47 | V | Mode: PDRH | 36 |
| Power down | $I_{Leak,R}$ | -10 | - | 10 | μA | V _{BATH} < V _{T/R} < 0 | 37 |
| output leakage current | $I_{\rm Leak,T}$ | -10 | - | 10 | μA | Mode: PDH | 38 |
| High impedance output leakage current | $I_{Leak,R}$ | -10 | - | 10 | μA | $V_{\text{BATH}} < V_{\text{R}} < V_{\text{HR}}$ Mode: HIR, HIRT | 39 |
| | $I_{\rm Leak,T}$ | -10 | - | 10 | μA | $V_{\text{BATH}} < V_{\text{T}} < V_{\text{HR}}$ Mode: HIT, HIRT | 40 |
| Inputs DCP, DCN, ACP, A | CN, Output C _{EXT} | r | | | 1 | | |
| Input current DCP, DCN | I _{DC} | - | 0.1 | - | μΑ | - | 41 |
| Differential AC input resistance ACP, ACN | R _{AC} | - | 20 | - | kΩ | - | 42 |
| Output resistance on C _{EXT} | - | - | 100 | - | kΩ | - | 43 |
| Current Outputs IT, IL | 1 | | I | 1 | | | 1 |
| IT output current | I _{IT} | –15 | 0 | 15 | μA | $I_{\rm R} = I_{\rm T} = 0 \text{ mA}$ | 44 |



| Parameter | Symbol | | Values | ; | Unit | Note / Test Condition | No. |
|---|----------------------|------|--------|-----------------------|------|--|-----|
| | | Min. | Тур. | Max. | | | |
| IT output current normal polarity | I _{IT} | 380 | 400 | 420 | μA | $I_{\rm R} = I_{\rm T} = 20 {\rm mA}$ | 45 |
| IT output current reverse polarity ⁴⁾ | I _{IT} | -420 | -400 | -380 | μA | $I_{\rm R} = I_{\rm T} = -20 \text{ mA}$ | 46 |
| Transversal current ratio (see Figure 18) ⁵⁾ | 1/G _{IT,DC} | 49.5 | 50 | 50.5 | - | $I_{\rm R} = I_{\rm T} = 20 \text{ mA},$ $I_{\rm R} = I_{\rm T} = -20 \text{ mA}$ | 47 |
| Off-hook output current on IT | - | 800 | 950 | 1100 | μA | TIP/RING shorted, Temp = 25 °C ⁶⁾ Mode: PDRH | 48 |
| IL output current | I _{IL} | -20 | 0 | 20 | μA | $I_{\rm R} = I_{\rm T} = 20 \text{ mA}$ | 49 |
| (see Figure 18) | | 30 | 50 | 70 | μA | $I_{\rm R}$ = 15 mA, $I_{\rm T}$ = 25 mA | 50 |
| | | -160 | -125 | -90 | μA | $I_{\rm R}$ = 50mA, $I_{\rm T}$ = 25mA | 51 |
| Control Inputs C1, C2 | | | | | | | |
| H-input voltage | V _{IH} | 2.7 | - | V _{DD} + 0.3 | V | - | 52 |
| M-input voltage | V_{IM} | 1.2 | _ | 2.1 | V | - | 53 |
| L-input voltage | $V_{\rm IL}$ | -0.3 | - | 0.6 | V | - | 54 |
| Input pull down current | I _{in} | 0 | 2 | 10 | μA | - | 55 |
| Thermal overload current C1 | I_{therm} | 120 | 150 | 250 | μA | V _{C1} = 1.20 V | 56 |
| Thermal overload threshold temperature | T _{jLIM} | - | 165 | - | °C | Mode: ACTx, HIx | 57 |

Table 13DC Characteristics (V_{ACP} = V_{ACN} = 1.5 V) (cont'd)

1) The systematic temperature dependence is appr. + 7 mV / $^{\circ}$ C

2) The systematic temperature dependence is appr. -0.3 % / °C

3) The systematic temperature dependence is appr. +0.1 %/ °C

4) With VDD = 3.3 V, the IT output current in reverse polarity is limited to typically 700 μA; thus, the DC current regulation loop operates correctly only up to the corresponding line current value of 35 mA. In all other cases, IT is linear within the full line current range

5) The offset ($I_R = I_T = 0$ mA) has to be taken into account.

6) The systematic temperature dependence is appr. -0.1 %/ $^{\circ}\text{C}$





Figure 10 Typical Buffer Voltage Drop in Operating Modes ACTL, ACTH, ACTR

4.5.3 AC Characteristics

If not otherwise stated, AC characteristics are tested at a DC line current of 25 mA and –25 mA, respectively; they are valid in all active modes.

| Table 14 AC Ch | aracteristics |
|----------------|---------------|
|----------------|---------------|

| Parameter | Symbol | Values | | | Unit | Note / Test Condition | No. |
|--|----------------------|----------|----------|-------|----------|---|----------|
| | | Min. | Тур. | Max. | - | | |
| Line Termination TIP, RING | | | L | | | | 1 |
| Receive gain (see Figure 18) | G _r | 5.925 | 6.0 | 6.075 | - | $V_{\text{ACP}} - V_{\text{ACN}} = 640 \text{ mV}_{\text{rms}},$ f = 1015 Hz | 58 |
| Total harmonic distortion $V_{\rm TR}$ (see Figure 18) | THD | - | 0.01 | 0.3 | % | $V_{\text{ACP}} - V_{\text{ACN}} = 640 \text{ mV}_{\text{rms}},$ f = 1015 Hz | 59 |
| Teletax distortion | THDTTX | - | 0.1 | 1 | % | $V_{\text{TR,AC}}$ = 5 V _{rms} , f = 16 kHz, R_{L} = 200 Ω | 60 |
| | | - | 0.2 | 3 | % | $V_{\text{TR,AC}}$ = 5 V _{rms} , f = 16 kHz, R_{L} = 200 Ω, $I_{\text{Trans,DC}}$ = 0 mA | 61 |
| Psophometric noise (see Figure 18) | $N_{\rm pVTR}$ | - | -82 | -76 | dBmp | - | 62 |
| Longitudinal to transversal rejection ratio V_{long}/V_{TR} (see Figure 19) | LTRR | - | 80 | - | dB | V_{long} = 3 V _{rms} , 300 Hz < f < 3.4 kHz | 63 |
| Longitudinal to transversal rejection ratio V_{long}/V_{TR} (loop) PEF 4264, PEF 4364 (see Figure 19) | LTRR _{loop} | 54 52 | 58 56 | | dB dB | $V_{long} = 3 V_{rms}$ 300 Hz < f < 1 kHz f = 3.4 kHz | 64 65 |



Table 14AC Characteristics (cont'd)

| Parameter | Symbol | Values | | | Unit | Note / Test Condition | No. |
|--|-------------------|--------|------|------|------|---|-----|
| | | Min. | Тур. | Max. | | | |
| Longitudinal to transversal | $LTRR-2_{loop}$ | | | | | $V_{\rm long}$ = 3 V _{rms} | |
| rejection ratio $V_{\text{long}}/V_{\text{TR}}$ (loop) | | 61 | 65 | - | dB | 300 Hz < <i>f</i> < 1 kHz | 66 |
| PEF 4264-2 (see Figure 19) | | 56 | 60 | _ | dB | <i>f</i> = 3.4 kHz | 67 |
| Transversal to longitudinal rejection ratio $V_{\text{TR}}/V_{\text{long}}$ (see Figure 21) | TLRR | 48 | 60 | - | dB | $V_{\rm ACP} - V_{\rm ACN}$ = 1920 mV _{rms} , 300 Hz < f < 3.4 kHz | 68 |
| Power supply rejection ratio (see Figure 11, Figure 12, Figure 14, Figure 14) | PSRR | | | | | V_{SupplyAC} = 100 mV _p , 300 Hz < f < 3.4 kHz | |
| V_{BATL}/V_{TR} | | 40 | 60 | - | dB | | 69 |
| V_{BATH}/V_{TR} | | 40 | 60 | _ | dB | | 70 |
| $V_{\rm HB}/V_{\rm TB}$ | | 33 | 50 | _ | dB | | 71 |
| | | 33 | 50 | _ | dB | | 72 |
| Interchannel crosstalk ¹⁾ | | | -80 | | dB | 300 Hz < f < 3.4 kHz both channels active | 73 |
| | | | -80 | | dB | One channel active, one channel power down | 74 |
| Ringing amplitude TIP/RING | $V_{\rm RNG0}$ | - | 65 | - | Vrms | $V_{\rm DCP} - V_{\rm DCN} = 0.15 \rm V (DC)$ | 75 |
| Ringing distortion (see Figure 22) | RD | - | 0.1 | 2 | % | + 1.42 V _{rms} (sine wave, 20 Hz) $R_{\rm R}$ = 450 Ω, $C_{\rm R}$ = 3.4 μF, Mode: ACTR | |
| Transversal Current IT ²⁾ | | | | | | | 1 |
| Transversal current ratio (see Figure 18) | 1/G _{it} | | | | | $V_{\rm ACP} - V_{\rm ACN}$ = 640 mV _{rms} , f = 1015 Hz | |
| | | 49.5 | 50 | 50.5 | | $I_{\text{Trans,DC}}$ = 25 mA | 77 |
| | | 49 | 50 | 51 | | $I_{\text{Trans,DC}}$ = -25 mA | 78 |
| Total harmonic distortion $V_{\rm IT}$ | THD _{IT} | - | 0.02 | 0.3 | % | $V_{\text{ACP}} - V_{\text{ACN}} = 640 \text{ mV}_{\text{rms}},$ f = 1015 Hz | 79 |
| Psophometric noise (see Figure 18) | $N_{\rm pVIT}$ | - | -110 | -105 | dBmp | - | 80 |
| Longitudinal to transversal current output rejection ratio V_{long}/V_{IT} (see Figure 19) | LITRR | - | 85 | - | dB | V_{long} = 3 V _{rms} , 300 Hz < f < 3.4 kHz | 81 |
| Power supply rejection ratio | PSRR | | | | | V_{SupplyAC} = 100 mV _p , 300 Hz < f < 3.4 kHz | |
| V_{BATL}/V_{IT} | | 50 | 70 | - | dB | | 82 |
| $V_{\text{BATH}}/V_{\text{IT}}$ | | 50 | 70 | _ | dB | | 83 |
| $V_{\rm HR}/V_{\rm IT}$ | | 50 | 70 | _ | dB | | 84 |
| $V_{\rm DD}/V_{\rm IT}$ | | 50 | 70 | _ | dB | | 85 |
| | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

1) Dual channel version PEF 4364 only

2) Unless otherwise specified, characteristics are valid for both DC line current directions (normal and reverse polarity)



4.5.3.1 Frequency Dependence of PSRR



Figure 11 Typical Frequency Dependence of PSRR V_{BATL}/V_{TR}



Figure 12 Typical Frequency Dependence of PSRR V_{BATH}/V_{TR}





Figure 13 Typical Frequency Dependence of PSRR V_{HR}/V_{TR}



Figure 14 Typical Frequency Dependence of PSRR V_{DD}/V_{TR}



5 Test Figures



Figure 15 Output Current Limit



Figure 16 Output Resistance PDRH, PDRHL





Figure 17 Current Outputs IT, IL



Figure 18 Transmission Characteristics









Figure 20 Longitudinal to Transversal Rejection Loop

Preliminary Data Sheet





Figure 21 Transversal to Longitudinal Rejection



Figure 22 Ring Amplitude



6 Package Outlines

6.1 PG-DSO-20-24 Package



Figure 23 Package Outline for PG-DSO-20-24 (Plastic Green Dual Small Outline)

Notes

- 1. Heatsink on top pin counting clockwise (top view)
- 2. Dimensions in mm
- Attention: The heatsink is connected to VBATH via the chip substrate. Due to the high voltage of up to 125 V between VHR and VBATH, touching of the heatsink or any attached conducting part can be hazardous.



6.2 PG-VQFN-48-15 Package





Note: Dimensions in mm

Attention: The exposed die pad and the die pad edges are connected to VBATH via the chip substrate. Due to the high voltage of up to 125 V between VHR and VBATH, touching of the die pad or any attached conducting part can be hazardous.

6.2.1 Recommended PCB Foot Print Pattern for PG-VQFN-48-15 Package

For detailed information on PCB related thermal and soldering issues of the PG-VQFN-48-15 package see [4], chapter 3 and 4.



6.3 PG-DSO-36-15 Package



Figure 25 Package Outline for PG-DSO-36-15 (Plastic Green Dual Small Outline)

Notes

- 1. Heatslug down version pin counting counterclockwise (top view)
- 2. Dimensions in mm

Attention: The heatslug is connected to VBATH via the chip substrate. Due to the high voltage of up to 125 V between VHR and VBATH, touching of the heatsink or any attached conducting part can be hazardous.



6.3.1 Recommended PCB Foot Print Pattern for PG-DSO-36-15 Package

The heatslug is soldered to the PCB according to **Figure 25**. For improved thermal behaviour the utilization of another PCB metal layer as an additional cooling area is recommended. These copper areas should be both electrically separated from each other and floating, i. e. they must not be connected with any other metallic part on the PCB.



Figure 26 Footprint for PG-DSO-36-15



References

References

- SLIC-S/-S2 / TSLIC-S (PEF 4264/-2 / PEF 4364) Application Note "Protection for SLIC-S/-S2 against Overvoltages and Overcurrents according to ITU-T K. 20/K.21/K.45" Rev. 1.0, 2003-07-18
- [2] VINETIC® Version 1.4 Prel. Application Note External Components Rev. 2.0, 2005-09-06
- [3] VINETIC[®] Version 2.1/2.2 Preliminary Hardware Design Guide Rev. 2.0, 2005-05-19
- [4] Recommendations for Printed Circuit Board Assembly of Infineon P(G)-VQFN Packages, Application Support, DS3, 2006-03-03

www.infineon.com

Published by Infineon Technologies AG