## GENERAL DESCRIPTION

The HI-8482 bus interface unit is a silicon gate CMOS device designed as a dual differential line receiver in accordance with the requirements of the ARINC 429 bus specification. The device translates incoming ARINC 429 signals to normal CMOS/TTL levels on each of its two independent receive channels. The $\mathrm{HI}-8482$ is also functionally equivalent to the Fairchild/Raytheon RM3183.

The self-test inputs force the outputs to either a ZERO, ONE, or NULL state for system tests. While in self-test mode, the ARINC inputs are ignored.

All the ARINC inputs have built-in hysteresis to reject noise that may be present on the ARINC bus. Additional input noise filtering can also be accomplished with external capacitors.

The HI-8482 line receiver is one of several options offered by Holt Integrated Circuits to interface to the ARINC bus. The digital data processing for serial-to-parallel conversion and clock recovery can be accomplished with the $\mathrm{HI}-6010, \mathrm{HI}-8683$ or similar devices.

The HI-8482 is available in a variety of ceramic \& plastic packages including Small Outline (SOIC), J-Lead PLCC, Cerquad, DIP \& Leadless Chip Carrier (LCC).

## FEATURES

- Converts ARINC 429 levels to digital data
- Direct replacement for the RM3183
- Greater than 2 volt receiving hysteresis
- TTL and CMOS outputs and test inputs
- Military screening available
- 20-Pin SOIC, PLCC, CERQUAD, DIP \& LCC packages are available


## PIN CONFIGURATIONS (Top Views)


(See page 6 for additional Package Pin Configurations)

TRUTH TABLE

| ARINC INPUTS | TEST INPUTS |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}(\mathrm{A})-\mathrm{V}(\mathrm{B})$ | TEST A | TEST B | OUT A | OUT B |
| Null | 0 | 0 | 0 | 0 |
| Zero | 0 | 0 | 0 | 1 |
| One | 0 | 0 | 1 | 0 |
| Don't Care | 0 | 1 | 0 | 1 |
| Don't Care | 1 | 0 | 1 | 0 |
| Don't Care | 1 | 1 | 0 | 0 |

## FUNCTIONAL DESCRIPTION

The HI-8482 contains two independent ARINC 429 receive channels. The diagram in Figure 1 illustrates a typical HI8482 receive channel.

The differential ARINC signal input is converted to a positive signal referenced to ground through level shifters and a unity gain differential amplifier.

A positive differential input signal is converted to a positive signal on the plus output of the differential amplifier. This output is proportional in amplitude to the original input signal. At the same time, the corresponding MINUS output is pulled to GND. Likewise when a negative input signal is present at the ARINC inputs, a positive signal is present on the MINUS output and the PLUS output is pulled to GND.

The outputs of the differential amplifier are compared with the ONE, ZERO and NULL threshold levels to produce the appropriate logic level on the OUTA and OUTB outputs of the device. The ARINC clock signal may be recovered through a NOR function of OUTA and OUTB.

The test inputs logically disconnect the outputs of the comparators from OUTA and OUTB and force the device outputs to one of the three valid states (Figure 5). This alleviates having to ground the ARINC inputs during test mode operation.

## ARINC LEVELS

The ARINC 429 specification requires the following detection levels:

| STATE | DIFFERENTIAL VOLTAGE |
| :--- | :---: |
|  | $+6 N E$ |
| NULL | +2.5 V to +13 V |
| ZERO -2.5 V |  |
|  | -6.5 V to -13 V |

The HI-8482 guarantees recognition of these levels with a common mode voltage with respect to GND less than $\pm 5 \mathrm{~V}$ for the worst case condition.

## NOISE

The input hysteresis is set to reject voltage level transitions in the undefined region between the maximum ZERO level and the minimum NULL level and the undefined region between the maximum NULL level and the minimum ONE level. Therefore, once a valid input differential voltage threshold is detected, the outputs will remain at a valid logic state until a new valid input voltage is detected.

In addition to the hysteresis, the CAPA and CAPB pins make it possible to add simple RC filters to the ARINC inputs.


## TYPICAL APPLICATIONS

## APPLICATIONS

The standard connections for the $\mathrm{HI}-8482$ are shown in Figure 2. Decoupling of the supply should be done near the IC to avoid propagation of noise spikes due to switching transients. The
ground (GND) connection should be sturdy and isolated from large switching currents to provide a quiet ground reference.

The HI-8482 can be used with $\mathrm{HI}-3182$ or $\mathrm{HI}-8585$ Line Drivers to provide a complete analog ARINC 429 interface solution. A simple application, which can be used in systems requiring a repeater type circuit for long transmissions or for test interfaces, is given in Figure 3. More $\mathrm{HI}-3182$ or $\mathrm{HI}-8585$ drivers may be added to test multiple ARINC channels, as shown.


FIGURE 2 - ARINC RECEIVER STANDARD CONNECTIONS


FIGURE 3 - ARINC REPEATER CIRCUIT

## PIN DESCRIPTION TABLE

| SYMBOL | FUNCTION | DESCRIPTION |
| :--- | :---: | :--- |
| CAP1A | INPUT | Filter capacitor input for terminal A of <br> channel 1 |
| CAP1B | INPUT | Filter capacitor input for terminal B of <br> channel 1 |
| CAP2A | INPUT | Filter capacitor input for terminal A of <br> channel 2 |
| CAP2B | INPUT | Filter capacitor input for terminal B of <br> channel 2 |
| GND | POWER | 0 Volts |
| IN1A | INPUT | ARINC input terminal A of channel 1 |
| IN1B | INPUT | ARINC input terminal B of channel 1 |
| IN2A | INPUT | ARINC input terminal A of channel 2 |


| SYMBOL | FUNCTION | DESCRIPTION |
| :---: | :---: | :--- |
| IN2B | INPUT | ARINC input terminal B of channel 2 |
| OUT1A | OUTPUT | TTL output terminal A of channel 1 |
| OUT1B | OUTPUT | TTL output terminal B of channel 1 |
| OUT2A | OUTPUT | TTL output terminal A of channel 2 |
| OUT2B | OUTPUT | TTL output terminal B of channel 2 |
| TESTA | INPUT | Test input terminal A |
| TESTB | INPUT | Test input terminal B |
| $+V$ L | POWER | +5 Volts $\pm 10 \%$ |
| $+V s ~$ | POWER | +12 Volts $\pm 10 \%$ or +15 Volts $\pm 10 \%$ |
| $-V s$ | POWER | -12 Volts $\pm 10 \%$ or -15 Volts $\pm 10 \%$ |

## TIMING DIAGRAMS



FIGURE 4


FIGURE 5

## ABSOLUTE MAXIMUM RATINGS

(Voltages referenced to Gnd $=0 \mathrm{~V}$ )

|  | Voltage at ARINC Inputs: ...............................................-29V to +29V |
| :---: | :---: |
|  | Voltage at Any Other Input:.......................................-0.3V to VL+ 0.3 V |
| Operating Temperature Range:$($ Industrial)  <br> (Hi......................... $-40^{\circ} \mathrm{C}$ tomp $+85^{\circ} \mathrm{C}$  <br> (Military) $\ldots . . . . . . . . . . . . . . . . . . . . . . . . . . ~$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Output Short Circuit Protected: ........................................Not Protected |
|  | Storage Temperature Range: .................................... $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
|  |  |
| Internal Power Dissipation: ...................................................... $9 . .400 \mathrm{~mW}$ |  |

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\pm 12 \leq \mathrm{V}_{\mathrm{s}} \leq \pm 15, \mathrm{~V}_{\mathrm{L}}=+5 \mathrm{~V}$, Operating temperature range (unless otherwise noted)

| PARAMETERS | S YMBOL. | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ARINC inputs - IN1A, IN1B, IN2A, IN2B |  |  |  |  |  |  |
| $V(A)-V(B)$ | VIH | OUTA $=1$ | 6.5 | 10 | 13 | volts |
| $V(A)-V(B)$ | VIL | OUTB $=1$ | -6.5 | -10 | -13 | volts |
| $V(A)-V(B)$ | VNULL | OUTA $=$ OUTB $=0$ | -2.5 | 0 | 2.5 | volts |
| (\|V(A)| - |V(B)|) / 2 | VCM | Frequency $=80 \mathrm{KHz}$ |  | $\pm 5$ |  | volts |
| Input resistance - input A to input B | RI | Supply pins floating | 30K | 50K |  | ohms |
| Input resistance - input A or B to Gnd | RG | Supply pins floating | 19K | 25K |  | ohms |
| Input capacitance - input A to B | Cl | Filter caps disconnected - see note 1 |  | 5 | 10 | pF |
| Input capacitance - input A or B to Gnd | CG | Filter caps disconnected - see note 1 |  | 5 | 10 | pF |
| Test inputs - TESTA, TESTB |  |  |  |  |  |  |
| Logic 1 input voltage | VIH | ARINC inputs to Gnd, $\mathrm{TA}=25^{\circ} \mathrm{C}$ | 2.7 |  |  | volts |
| Logic 0 input voltage | VIL | ARINC inputs to Gnd, $\mathrm{TA}=25^{\circ} \mathrm{C}$ |  |  | 0.8 | volts |
| Logic 1 input current (magnitude) | IIH | $\mathrm{VIH}=2.7 \mathrm{~V}$ |  | 5 | 15 | $\mu \mathrm{A}$ |
| Logic 0 input current | IIL | $\mathrm{VIL}=0 \mathrm{~V}$ |  | 0.5 | 1 | $\mu \mathrm{A}$ |
| Outputs - OUT1A, OUT1B, OUT2A, OUT2B |  |  |  |  |  |  |
| Voltage - sourcing 100 A | VOH | $\mathrm{TA}=25^{\circ} \mathrm{C}$ | 4 |  |  | volts |
| Voltage - sourcing 2.8mA | VOH | Full temperature range | 3.5 |  |  | volts |
| Voltage - sinking 100 $\mu \mathrm{A}$ | VOL | $\mathrm{TA}=25^{\circ} \mathrm{C}$ |  |  | 0.08 | volts |
| Voltage - sinking 2.0mA | VOL | Full temperature range |  |  | 0.8 | volts |
| Rise time | tr | $\mathrm{CL}=50 \mathrm{pF}, \mathrm{TA}=25^{\circ} \mathrm{C}$ |  | 40 | 70 | ns |
| Fall time | tf | $\mathrm{CL}=50 \mathrm{pF}, \mathrm{TA}=25^{\circ} \mathrm{C}$ |  | 30 | 70 | ns |
| Propagation delay - low to high (ARINC) | tPLH | $\mathrm{CL}=50 \mathrm{pF}, \mathrm{TA}=25^{\circ} \mathrm{C}$ and filter caps disconnected |  | 600 |  | ns |
| Propagation delay - high to low (ARINC) | tPHL | $\mathrm{CL}=50 \mathrm{pF}, \mathrm{TA}=25^{\circ} \mathrm{C}$ and filter caps disconnected |  | 600 |  | ns |
| Propagation delay - low to high (TESTA/B) | tTLH | $\mathrm{CL}=50 \mathrm{pF}, \mathrm{TA}=25^{\circ} \mathrm{C}$ |  | 50 |  | ns |
| Propagation delay - low to high (TESTA/B) | tTHL | $\mathrm{CL}=50 \mathrm{pF}, \mathrm{TA}=25^{\circ} \mathrm{C}$ |  | 50 |  | ns |
| Supply current |  |  |  |  |  |  |
| +VS current | IDD | $\pm \mathrm{VS}= \pm 15 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{TESTA}$ and TESTB $=0 \mathrm{~V}$ |  | 3.7 | 7 | mA |
| +VS current | IDD | $\pm \mathrm{VS}= \pm 12 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{TESTA}$ and TESTB $=0 \mathrm{~V}$ |  | 3 | 6 | mA |
| -VS current | IEE | $\pm \mathrm{VS}= \pm 15 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{TESTA}$ and TESTB $=0 \mathrm{~V}$ |  | 8.7 | 15 | mA |
| -VS current | IEE | $\pm \mathrm{VS}= \pm 12 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{TESTA}$ and TESTB $=0 \mathrm{~V}$ |  | 7.4 | 14 | mA |
| +VL current | ICC | $\pm \mathrm{VS}= \pm 15 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{TESTA}$ and TESTB $=0 \mathrm{~V}$ |  | 9 | 20 | mA |
| +VL current | ICC | $\pm \mathrm{VS}= \pm 12 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{TESTA}$ and TESTB $=0 \mathrm{~V}$ |  | 8.6 | 18 | mA |

## Notes:

1. Guaranteed by design.

## ADDITIONAL HI-8482 PIN CONFIGURATIONS (All 20-Pin Package Configurations)



## ORDERING INFORMATION \& THERMAL CHARACTERISTICS

HI - $8482 \times \underset{\sim}{x}$ (Ceramic DIP \& LCC)

| PART <br> NUMBER | TEMPERATURE <br> RANGE | FLOW | BURN <br> IN | LEAD <br> FINISH |
| :---: | :--- | :---: | :---: | :--- |
| Blank | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | I | NO | Gold |
| T | $-55^{\circ} \mathrm{C} \mathrm{TO}+125^{\circ} \mathrm{C}$ | T | NO | Gold |
| $\mathrm{M}-01$ | $-55^{\circ} \mathrm{C} \mathrm{TO}+125^{\circ} \mathrm{C}$ | M | YES | Tin / Lead $(\mathrm{Sn} / \mathrm{Pb})$ Solder |


| PART | PACKAGE | THERMAL RES. |  |
| :---: | :--- | :---: | :---: |
| NUMBER | DESCRIPTION | $\Theta$ JC | $\Theta$ JA |
| C | 20 PIN CERAMIC SIDE BRAZED DIP (20C) | $28^{\circ} \mathrm{C} / \mathrm{W}$ | $95^{\circ} \mathrm{C} / \mathrm{W}$ |
| S | 20 PIN CERAMIC LEADLESS CHIP CARRIER (20S) | $25^{\circ} \mathrm{C} / \mathrm{W}$ | $85^{\circ} \mathrm{C} / \mathrm{W}$ |

HI - $8482 \times \mathrm{x}$ (CerDIP \& CerQUAD)

| PART <br> NUMBER | TEMPERATURE <br> RANGE | FLOW | BURN <br> IN | LEAD <br> FINISH |
| :---: | :--- | :---: | :---: | :--- |
| Blank | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | I | NO | Tin / Lead (Sn / Pb) Solder |
| T | $-55^{\circ} \mathrm{C} \mathrm{TO}+125^{\circ} \mathrm{C}$ | T | NO | Tin / Lead $(\mathrm{Sn} / \mathrm{Pb})$ Solder |


| PART | PACKAGE | THERMAL RES. |  |
| :---: | :--- | :---: | :---: |
| NUMBER | DESCRIPTION | $\Theta$ JC | $\Theta$ JA |
| D | 20 PIN CERDIP (20D) | $28^{\circ} \mathrm{C} / \mathrm{W}$ | $90^{\circ} \mathrm{C} / \mathrm{W}$ |
| U | 20 PIN J-LEAD CERQUAD (20U) | $25^{\circ} \mathrm{C} / \mathrm{W}$ | $95^{\circ} \mathrm{C} / \mathrm{W}$ |

HI - 8482 xx x x (Plastic PLCC \& Wide Body SOIC)

| PART <br> NUMBER | LEAD <br> FINISH |
| :---: | :--- |
| Blank | Tin / Lead (Sn / Pb) Solder |
| F | $100 \%$ Matte Tin (Pb-free, RoHS compliant) |


| PART <br> NUMBER | TEMPERATURE <br> RANGE | FLOW | BURN <br> IN |
| :---: | :--- | :---: | :---: |
| Blank $\quad$ (8482J Only) | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | I | NO |
| $\mathrm{I} \quad$ (8482PS Only) | $-40^{\circ} \mathrm{C} \mathrm{TO}+85^{\circ} \mathrm{C}$ | I | NO |
| $\mathrm{T} \quad(8482 \mathrm{~J}$ or 8482 PS$)$ | $-55^{\circ} \mathrm{C} \mathrm{TO}+125^{\circ} \mathrm{C}$ | T | NO |


| PART | PACKAGE | THERMAL RES. |  |
| :---: | :--- | :---: | :---: |
| NUMBER | DESCRIPTION | $\Theta_{\text {JC }}$ | $\Theta_{\text {JA }}$ |
| J | 20 PIN PLASTIC J-LEAD PLCC (20J) | $30^{\circ} \mathrm{C} / \mathrm{W}$ | $85^{\circ} \mathrm{C} / \mathrm{W}$ |
| PS | 20 PIN PLASTIC SMALL OUTLINE (SOIC) WB (20HW) | $17^{\circ} \mathrm{C} / \mathrm{W}$ | $90^{\circ} \mathrm{C} / \mathrm{W}$ |

20-PIN PLASTIC SMALL OUTLINE (SOIC) - WB (Wide Body)
inches (millimeters)
Package Type: 20HW


BSC $=$ "Basic Spacing between Centers" is theoretical true position dimension and has no tolerance. (JEDEC Standard 95)

## 20-PIN CERAMIC SIDE-BRAZED DIP

inches (millimeters)
Package Type: 20C


20-PIN CERDIP


BSC $=$ "Basic Spacing between Centers"
is theoretical true position dimension and has no tolerance. (JEDEC Standard 95)


BSC $=$ "Basic Spacing between Centers" is theoretical true position dimension and has no tolerance. (JEDEC Standard 95)

$\frac{.017 \pm .004}{(.432 \pm .102)}$

inches (millimeters)
Package Type: 20S


BSC $=$ "Basic Spacing between Centers" is theoretical true position dimension and has no tolerance. (JEDEC Standard 95)

## 20-PIN J-LEAD CERQUAD


inches (millimeters)
Package Type: 20U


BSC $=$ "Basic Spacing between Centers" is theoretical true position dimension and has no tolerance. (JEDEC Standard 95)

