

# ADM6996L/LX

6 Port Ethernet Switch Controller  
ADM6996L/LX, Version 1.0

Communications



Never stop thinking.

**ADM6996L/LX 6 Port Ethernet Switch Controller**
**Revision History: 2005-11-22, Rev. 1.13**
**Previous Version: 1.05**

<b>Page/Date</b>	<b>Changed to the new Infineon format</b>
Sept./2004	<b>Rev. 1.1 changed to Rev. 1.11</b>
Oct./2005	<b>Rev. 1.11 changed to Rev. 1.12 for fixing pin type on page 15</b>
Nov./2005	<b>Revision 1.12 changed to Revision 1.13 Minor change. Included Green package information</b>

**Trademarks**

ABM<sup>®</sup>, ACE<sup>®</sup>, AOP<sup>®</sup>, ARCOFI<sup>®</sup>, ASM<sup>®</sup>, ASP<sup>®</sup>, DigiTape<sup>®</sup>, DuSLIC<sup>®</sup>, EPIC<sup>®</sup>, ELIC<sup>®</sup>, FALC<sup>®</sup>, GEMINAX<sup>®</sup>, IDEC<sup>®</sup>, INCA<sup>®</sup>, IOM<sup>®</sup>, IPAT<sup>®</sup>-2, ISAC<sup>®</sup>, ITAC<sup>®</sup>, IWE<sup>®</sup>, IWORX<sup>®</sup>, MUSAC<sup>®</sup>, MuSLIC<sup>®</sup>, OCTAT<sup>®</sup>, OptiPort<sup>®</sup>, POTSWIRE<sup>®</sup>, QUAT<sup>®</sup>, QuadFALC<sup>®</sup>, SCOUT<sup>®</sup>, SICAT<sup>®</sup>, SICOFI<sup>®</sup>, SIDEC<sup>®</sup>, SLICOFI<sup>®</sup>, SMINT<sup>®</sup>, SOCRATES<sup>®</sup>, VINETIC<sup>®</sup>, 10BaseV<sup>®</sup>, 10BaseVX<sup>®</sup> are registered trademarks of Infineon Technologies AG. 10BaseS<sup>™</sup>, EasyPort<sup>™</sup>, VDSLite<sup>™</sup> are trademarks of Infineon Technologies AG. Microsoft<sup>®</sup> is a registered trademark of Microsoft Corporation, Linux<sup>®</sup> of Linus Torvalds, Visio<sup>®</sup> of Visio Corporation, and FrameMaker<sup>®</sup> of Adobe Systems Incorporated.

**Table of Contents**

<b>1</b>	<b>Product Overview</b>	<b>7</b>
1.1	Overview	7
1.2	Features	7
1.3	Applications	8
1.4	Block Diagram	8
<b>2</b>	<b>Interface Description</b>	<b>9</b>
2.1	Pin Diagram	9
2.2	Pin Description by Function	9
2.2.1	Twisted Pair Interface	10
2.2.2	6th Port (MII) Interfaces	10
2.2.3	LED Interface	12
2.2.4	EEPROM/Management Interface	13
2.2.5	Power/Ground, 48 pins	14
2.2.6	MISC	15
<b>3</b>	<b>Function Description</b>	<b>16</b>
3.1	Functional Descriptions	16
3.2	10/100M PHY Block	16
3.3	100Base-X Module	16
3.4	100Base-X Receiver	16
3.4.1	A/D Converter	17
3.4.2	Adaptive Equalizer and timing Recovery Module	17
3.4.3	NRZI/NRZ and Serial/Parallel Decoder	17
3.4.4	Data De-scrambling	17
3.4.5	Symbol Alignment	17
3.4.6	Symbol Decoding	17
3.4.7	Valid Data Signal	17
3.4.8	Receive Errors	18
3.4.9	100Base-X Link Monitor	18
3.4.10	Carrier Sense	18
3.4.11	Bad SSD Detection	18
3.4.12	Far-End Fault	18
3.5	100Base-TX Transceiver	18
3.5.1	Transmit Drivers	19
3.5.2	Twisted-Pair Receiver	19
3.6	10Base-T Module	19
3.6.1	Operation Modes	19
3.6.2	Manchester Encoder/Decoder	19
3.6.3	Transmit Driver and Receiver	19
3.6.4	Smart Squelch	20
3.7	Carrier Sense	20
3.8	Jabber Function	20
3.9	Link Test Function	20
3.10	Automatic Link Polarity Detection	20
3.11	Clock Synthesizer	20
3.12	Auto Negotiation	21
3.13	Memory Block	21
3.14	Switch Functional Description	21
3.15	Basic Operation	21
3.15.1	Address Learning	21
3.15.2	Address Recognition and Packet Forwarding	22
3.15.3	Address Aging	22
3.15.4	Back off Algorithm	22

**Table of Contents**

3.15.5	Inter-Packet Gap (IPG) .....	22
3.15.6	Illegal Frames .....	22
3.15.7	Half Duplex Flow Control .....	22
3.15.8	Full Duplex Flow Control .....	23
3.15.9	Broadcast Storm filter .....	23
3.16	Auto TP MDIX function .....	23
3.17	Port Locking .....	23
3.18	VLAN setting & Tag/Untag & port-base VLAN .....	23
3.19	Priority Setting .....	24
3.20	LED Display .....	24
<b>4</b>	<b>Registers Description .....</b>	<b>26</b>
4.1	EEPROM Content .....	26
4.1.1	EEPROM Registers .....	27
4.2	Serial Register Map .....	46
4.2.1	Serial Registers .....	47
4.3	VLAN Packet .....	53
4.4	TOS IP Packet .....	53
4.5	EEPROM Access .....	53
4.6	Serial Interface Timing .....	54
<b>5</b>	<b>Electrical Specification .....</b>	<b>57</b>
5.1	TX/FX Interface .....	57
5.1.1	TP Interface .....	57
5.1.2	FX Interface .....	57
5.2	DC Characteristics .....	58
5.2.1	Absolute Maximum Rating .....	58
5.2.2	Recommended Operating Conditions .....	59
5.2.3	DC Electrical Characteristics for 3.3 V Operation .....	59
5.3	AC Characteristics .....	59
5.3.1	Power On Reset .....	59
5.3.2	EEPROM Interface Timing .....	60
5.3.3	10Base-Tx MII Input Timing .....	61
5.3.4	10Base-TX MII Output Timing .....	61
5.3.5	100Base-Tx MII Input Timing .....	62
5.3.6	100Base-TX MII Output Timing .....	63
5.3.7	GPSI(7-wire) Input Timing .....	63
5.3.8	GPSI (7-wire) Output Timing .....	64
<b>6</b>	<b>Packaging .....</b>	<b>66</b>
6.1	128 Pin PQFP Outside Dimension .....	66

## List of Figures

Figure 1	ADM6996L/LX Block Diagram . . . . .	8
Figure 2	5 TP/FX PORT + 1 MII PORT 128 Pin Diagram. . . . .	9
Figure 3	LED Display . . . . .	25
Figure 4	ADM6996L/LX Serial Chip's Internal Counter or EEPROM Access Timing . . . . .	55
Figure 5	ADM6996L/LX Issue Reset Internal Counter Command . . . . .	55
Figure 6	TP Interface . . . . .	57
Figure 7	Fx Interface Layout. . . . .	58
Figure 8	Power On Reset . . . . .	60
Figure 9	EEPROM Interface Timing . . . . .	60
Figure 10	10Base-Tx MII Input Timing . . . . .	61
Figure 11	10Base-TX MII Output Timing . . . . .	62
Figure 12	100Base-TX MII Input Timing . . . . .	62
Figure 13	100Base-TX MII Output Timing . . . . .	63
Figure 14	GPSI(7-wire) Input Timing . . . . .	64
Figure 15	GPSI (7-wire) Output Timing . . . . .	64
Figure 16	128-pin LQFP Chip Package . . . . .	66

**List of Tables**

Table 1	Twisted Pair Interface .....	10
Table 2	6th Port (MII) Interfaces .....	10
Table 3	LED Interface .....	12
Table 4	EEPROM/Management Interface .....	14
Table 5	Power/Ground, 48 pins .....	14
Table 6	MISC .....	15
Table 7	The max. packet number = 7490 in 100Base, 749 in 10Base .....	23
Table 8	The max. packet number = 7490 in 100Base, 749 in 10Base .....	23
Table 9	Registers Address SpaceRegisters Address Space .....	26
Table 10	Registers Overview .....	26
Table 11	Register Access Types .....	27
Table 12	Registers Clock DomainsRegisters Clock Domains .....	27
Table 13	Ethernet Packet from Layer 2 .....	32
Table 14	Per Port Rising Threshold .....	33
Table 15	Per Port Falling Threshold .....	33
Table 16	Drop Scheme for Each Queue .....	33
Table 17	Note:Reference Table .....	44
Table 18	Note:Reference Table .....	44
Table 19	Registers Address SpaceRegisters Address Space .....	46
Table 20	Registers Overview .....	46
Table 21	Register Access Types .....	46
Table 22	Registers Clock DomainsRegisters Clock Domains .....	47
Table 23	VLAN Packet .....	53
Table 24	TOS IP Packet .....	53
Table 25	RESETL & EEPROM content relationship .....	54
Table 26	Absolute Maximum Rating .....	58
Table 27	Recommended Operating Conditions .....	59
Table 28	DC Electrical Characteristics for 3.3 V Operation .....	59
Table 29	Power On Reset .....	60
Table 30	EEPROM Interface Timing .....	60
Table 31	10Base-Tx MII Input Timing .....	61
Table 32	10Base-TX MII Output Timing .....	62
Table 33	100Base-TX MII Input Timing .....	63
Table 34	100Base-TX MII Output Timing .....	63
Table 35	GPSI (7-wire) Input Timing .....	64
Table 36	GPSI (7-wire) Output Timing .....	65



## 1 Product Overview

### 1.1 Overview

The ADM6996L/LX is a high performance, low cost, highly integration (Controller, PHY and Memory) five-port 10/100 Mbps TX/FX plus one 10/100 MAC port Ethernet switch controller with all ports supporting 10/100 Mbps Full/Half duplex. The ADM6996L/LX is intended for applications to stand alone bridge for low cost SOHO market such as 5Port, Router application. The ADM6996LX is the environmentally friendly "green" package version.

ADM6996L/LX provides most advanced functions such as: **802.1p(Q.O.S.), 802.1q(VLAN), Port MAC address Locking, Management, Port Status, TP Auto-MDIX, 25M Crystal & Extra MII port** function to meet customer request on Switch demand.

The ADM6996L/LX also supports Back Pressure in Half-Duplex mode and 802.3x Flow Control Pause packet in Full-Duplex mode to prevent packet lost when buffer full. When Back Pressure is enabled, and there is no receive buffer available for the incoming packet, the ADM6996L/LX will issue a JAM pattern on the receiving port in Half Duplex mode and transmit the 802.3x Pause packet back to receiving end in Full Duplex mode.

The built-in SRAM used for packet buffer and address learning table is divided into 256 bytes/block to achieve the optimized memory utilization through complicated link list on packets with various lengths.

ADM6996L/LX also supports priority features by Port-Base, VLAN and IP TOS field checking. User can be easy to set as different priority mode in individual port, through a small low-cost micro controller to initialize or on-the-fly to configure. Each output port supports four queues in the way of fixed N: 1 fairness queuing to fit the bandwidth demand on various types of packet such as Voice, Video and data. 802.1Q, Tag/Untag, and up to 16 groups of VLAN also is supported.

An intelligent address recognition algorithm makes ADM6996L/LX to recognize up to 2048 different MAC addresses and enables filtering and forwarding at full wire speed.

Port MAC address Locking function is also supported by ADM6996L/LX to use on Building Internet access to prevent multiple users sharing one port traffic.

### 1.2 Features

Main features:


- Supports five 10M/100M auto-detect Half/Full duplex switch ports with TX/FX interfaces and one MII/GPSI port.
- Supports 2048 MAC addresses table.
- Supports four queue for QoS
- Supports priority features by Port-Based, 802.1p VLAN & IP TOS of packets.
- Supports Store & Forward architecture and performs forwarding and filtering at non-blocking full wire speed.
- Supports buffer allocation with 256 bytes per block
- Supports Aging function Enable/Disable.
- Supports per port Single/Dual color mode with Power On auto diagnostic.
- Supports 802.3x Flow Control pause packet for Full Duplex in case buffer is full.
- Supports Back Pressure function for Half Duplex operation in case buffer is full.
- Supports packet length up to 1522 bytes.
- Broadcast Storming Filter function.
- Supports 802.1Q VLAN. Up to 16 VLAN groups is implemented by the last four bits of VLAN ID.
- 2bit MAC clone to support multiple WAN application
- Supports TP interface Auto MDIX function for auto TX/RX swap by strapping-pin.
- Easy Management 32bits smart counter for per port RX/TX byte/packet count, error count and collision count.
- Supports PHY status output for management system.
- 25M Crystal only for the whole system.
- 128 QFP package with 0.18um technology. 1.8 V/3.3 V power supply.

### 1.3 Applications

ADM6996L/LX in 128-pin PQFP: SOHO 5-port switch  
5-port switch + Router with MII CPU interface.

### 1.4 Block Diagram

Figure 1 below shows a simple block diagram of the ADM6996L/LX internal blocks.



**Figure 1 ADM6996L/LX Block Diagram**



## 2 Interface Description

This chapter describes the interface for the ADM6996L/LX.

### 2.1 Pin Diagram




Figure 2 5 TP/FX PORT + 1 MII PORT 128 Pin Diagram

### 2.2 Pin Description by Function

ADM6996L/LX pins are categorized into one of the following groups:

## 2.2.1 Twisted Pair Interface

**Table 1 Twisted Pair Interface**

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
126	RXP0	AI/O		<b>Twisted Pair Receive Input Positive</b>
11	RXP1			
24	RXP2			
37	RXP3			
41	RXP4			
127	RXN0	AI/O		<b>Twisted Pair Receive Input Negative</b>
12	RXN1			
25	RXN2			
38	RXN3			
40	RXN4			
123	TXP0	AI/O		<b>Twisted Pair Transmit Output Positive</b>
8	TXP1			
21	TXP2			
34	TXP3			
44	TXP4			
124	TXN0	AI/O		<b>Twisted Pair Transmit Output Negative.</b>
9	TXN1			
22	TXN2			
35	TXN3			
43	TXN4			

## 2.2.2 6th Port (MII) Interfaces

**Table 2 6th Port (MII) Interfaces**

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
63	TXD[0]	I/O	8mA PU	<b>MII Tx Data bit 0/GPSI TXD</b> Acts as MII transmit data TXD[0]. Synchronous to the rising edge of TXCLK.
	SettingGFCEN	I/O	8mA PU	<b>Global Flow Control Enable</b> At power-on-reset, latched as Full Duplex Flow control setting "1" to enable flow-control (default), "0" to disable flow-control.

**Interface Description**
**Table 2 6th Port (MII) Interfaces (cont'd)**

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
61	TXD[1]	I/O	8mA PD	<b>MII Tx Data 1</b> Synchronous to the rising edge of TXCLK. These pins act as MII TXD[1].
	SettingP5GPSI	I/O	8mA PD	<b>SettingP5GPSI</b> Port 5 GPSI Enable. At power-on-reset, latched as P5 GPSI Enable. "0" to disable port 5 GPSI (default), "1" to enable port 5 GPSI.
59	TXD3	I/O	8mA PD	<b>MII Tx Data bits 3</b> MII Transmit Data bit 3~2Synchronous to the rising edge of TXCLK. These pins act as MII TXD[3:2].
60	TXD2	I/O	8mA PD	<b>MII Tx Data bits 2</b> MII Transmit Data bit 3~2Synchronous to the rising edge of TXCLK. These pins act as MII TXD[3:2].
62	P4FX	I	PD	<b>Port4 FX/TX mode select</b> Internal pull down. 1 <sub>B</sub> <b>Port4 as FX port.,</b> 0 <sub>B</sub> <b>Port4 as TX port.,</b>
66	XEN	I/O	8mA PD	<b>MII Transmit Enable /GPSI TXEN</b> Internal pull down.
	SettingPHYAS0	I/O	8mA PD	<b>SettingPHYAS0</b> Chip physical address for multiple chip applications on read EEPROM data. Internal pull down.Power on reset value PHYAS0 combines with <b>PHYAS1PHYAS1 PHYAS00 0 Master(93C46)</b>
74	RXD0	I	PD	<b>MII port receive data 0 /GPSI RXD</b> This pin acts as MII RXD0. Synchronous to the rising edge of RXCLK. Internal pull down.
100	RXD1	I	PD	<b>MII port receive data 1</b> This pins act as MII RXD1. Synchronous to the rising edge of RXCLK. Internal pull down.
101	RXD2	I	PD	<b>MII port receive data 2</b> These pins act as MII RXD2. Synchronous to the rising edge of RXCLK. Internal pull down.
102	RXD3	I	PD	<b>MII port receive data 3</b> These pins act as MII RXD3. Synchronous to the rising edge of RXCLK. Internal pull down.
73	RXDV	I	PD	<b>MII receive data valid.</b> Internal pull down.
68	RXER	I	PD	<b>MII Port Receive Error.</b> Internal pull down.
78	COL	I	PD	<b>MII Port Collision input /GPSI Collision Input</b> Internal pull down.
77	CRS	I	PD	<b>MII Port Carrier Sense /GPSI Carrier Sense</b> Internal pull down.
72	RXCLK	I	PD	<b>MII Port Receive Clock Input /GPSI RXCLK</b>
67	TXCLK	I	PD	<b>MII Port Transmit clock Input /GPSI TXCLK</b>

**Interface Description**
**Table 2 6th Port (MII) Interfaces (cont'd)**

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
91	DHALFP5	I	PD	<b>Duplex</b> Internal pull down. 0 <sub>B</sub> , Full Duplex 1 <sub>B</sub> , Half Duplex
90	LNKFP5	I	PD	<b>MII Port Hardware Duplex input pin</b> MII Port Hardware Link input pin. Internal pull down. 0 <sub>B</sub> , Link OK 1 <sub>B</sub> , Link Off
89	SP D TNP5	I	PD	<b>MII Port Hardware Speed input pin</b> Internal pull down. 0 <sub>B</sub> , 100M 1 <sub>B</sub> , 10M

**2.2.3 LED Interface**
**Table 3 LED Interface**

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
98	LNKACT0	O	8mA	<b>LINK/Activity LED0</b> Active low“1” indicates no link activity on cable“0” indicates link okay on cable, but no activity and signals on idle stage.“Blinking” indicates link activity on cable.
97	LNKACT1	O	8mA	<b>LINK/Activity LED1</b> Active low“1” indicates no link activity on cable“0” indicates link okay on cable, but no activity and signals on idle stage.“Blinking” indicates link activity on cable.
96	LNKACT2	O	8mA	<b>LINK/Activity LED2</b> Active low“1” indicates no link activity on cable“0” indicates link okay on cable, but no activity and signals on idle stage.“Blinking” indicates link activity on cable.
95	LNKACT3	O	8mA	<b>LINK/Activity LED3</b> Active low“1” indicates no link activity on cable“0” indicates link okay on cable, but no activity and signals on idle stage.“Blinking” indicates link activity on cable.
92	LNKACT4	O	8mA	<b>LINK/Activity LED4.</b> Active low“1” indicates no link activity on cable“0” indicates link okay on cable, but no activity and signals on idle stage.“Blinking” indicates link activity on cable.
106	DUPCOL3	O	8mA	<b>Duplex/Collision LED3</b> Active low“1” for half-duplex and “blinking” for collision indication“0” for full-duplex indication
103	DUPCOL4	O	8mA	<b>Duplex/Collision LED4</b> Active low“1” for half-duplex and “blinking” for collision indication“0” for full-duplex indication

**Interface Description**
**Table 3 LED Interface (cont'd)**

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
107	DUPCOL2	O	8mA PU	<b>Duplex/Collision LED2.</b> Active low“1” for half-duplex and “blinking” for collision indication“0” for full-duplex indication
	SettingBPEN	O	8mA PU	<b>Setting BPEN</b> At power-on-reset, latched as Back Pressure setting “1” to enable Back-Pressure (defaulted), “0” to disable Back Pressure. At power-on-reset, latched as Back Pressure setting “1” to enable Back-Pressure (defaulted), “0” to disable Back Pressure.
108	DUPCOL1	O	8mA PD	<b>Duplex/Collision LED1</b> Active low“1” for half-duplex and “blinking” for collision indication“0” for full-duplex indication
	SettingPHYAS1	O	8mA PD	<b>Setting PHYAS1</b> Power on Reset latch value combine with TXEN. Internal pull down. Check pin 66.
109	DUPCOL0	O	8mA PU	<b>Duplex/Collision LED0.</b> Active low“1” for half-duplex and “blinking” for collision indication“0” for full-duplex indication
	SettingANEN	O	8mA PU	<b>Setting ANEN</b> On power-on-reset, latched as Auto Negotiation capability for all ports. 0 <sub>B</sub> , Disable Auto Negotiation 1 <sub>B</sub> , Enable Auto Negotiation(defaulted by pulled up internally)
50	LDSPD0	O	8mA	<b>Speed LED[4:0].</b> Used to indicate corresponding port’s speed status. 0 <sub>B</sub> , 100Mb/s 1 <sub>B</sub> , 10Mb/s
51	LDSPD1	O	8mA	<b>Speed LED[4:0].</b> Used to indicate corresponding port’s speed status. 0 <sub>B</sub> , 100Mb/s 1 <sub>B</sub> , 10Mb/s
54	LDSPD2	O	8mA	<b>Speed LED[4:0].</b> Used to indicate corresponding port’s speed status. 0 <sub>B</sub> , 100Mb/s 1 <sub>B</sub> , 10Mb/s
55	LDSPD3	O	8mA	<b>Speed LED[4:0].</b> Used to indicate corresponding port’s speed status. 0 <sub>B</sub> , 100Mb/s 1 <sub>B</sub> , 10Mb/s
58	LDSPD4	O	8mA	<b>Speed LED[4:0].</b> Used to indicate corresponding port’s speed status. 0 <sub>B</sub> , 100Mb/s 1 <sub>B</sub> , 10Mb/s

**2.2.4 EEPROM/Management Interface**

**Table 4 EEPROM/Management Interface**

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
84	EDO	I	TTL PU	<b>EEPROM Data Output.</b> Serial data input from EEPROM. This pin is internally pull-up.
80	EECS	O	4mA PD	<b>EEPROM Chip Select.</b> This pin is active high chip enable for EEPROM. When RESETL is low, it will be Tri-state. Internally Pull-down
81	EECK	I/O	4mA PD	<b>Serial Clock</b> This pin is the clock source for the EEPROM. When RESETL is low, it will be tri-state.
	SettingXOVEN	I/O	4mA PD	<b>Setting XOVEN</b> This pin is internal pull-down. On power-on-reset, latched as P4~0 Auto MDIX enable or not. "0" to disable MDIX (defaulted), "1" to enable MDIX. It is suggest this is set to external pull up to enable MDIX for all ports.
79	EDI	I/O	4mA PD	<b>EEPROM Serial Data Input.</b> This pin is the output for serial data transfer. When RESETL is low, it will be tri-state.
	SettingLEDMODE	I/O	4mA PD	<b>Setting LEDMODE</b> This pin is internal pull-down. "0" to set Single color mode for LED. "1" to set Dual Color mode for LED.

### 2.2.5 Power/Ground, 48 pins

**Table 5 Power/Ground, 48 pins**

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
3, 10, 16, 23, 29, 36, 42, 125	GNDA	I	-	<b>AD Block Ground</b>
6, 7, 19, 20, 32, 33, 45, 122	VCCA2	I	-	<b>Power Used by Tx Line Driver, 1.8 V</b>
13, 26, 39, 128	VCCAD	I	-	<b>Power Used by AD Block, 3.3 V</b>
119	GNDBIAS	I	-	<b>Bias Block Ground</b>
121	VCCBIAS	I	-	<b>Bias Block Power</b>
116	GNDPLL	I	-	<b>PLL Ground</b>
115	VCCPLL	I	-	<b>PLL Power, 1.8 V</b>
47, 52, 64, 76, 93, 83, 111	GNDIK	I	-	<b>Digital Core Ground</b>
48, 53, 65, 75, 82, 94, 110	VCCIK	I	-	<b>Digital Core Power, 1.8 V</b>

**Table 5 Power/Ground, 48 pins (cont'd)**

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
46, 57, 70, 87, 99, 104	GNDO	I	-	<b>Digital Pad Ground</b>
56, 71, 88, 105	VCC3O	I	-	<b>Digital Pad Power, 3.3 V</b>
69	GND	I	-	<b>Digital Pad Ground</b>

## 2.2.6 MISC

**Table 6 MISC**

Pin or Ball No.	Name	Pin Type	Buffer Type	Function
85	CKO25M	O	8mA	<b>25M Clock Output.</b>
117	Control	AO	Analog	<b>FET Control Signal</b> Used to control FET for 3.3 V to 1.8 V regulator.
120	RTX	AI	Analog	<b>TX Resistor.</b> Add 1.1K%1 resistor to GND.
118	VREF	AI	Analog	<b>Analog Reference Voltage.</b>
112	RC	I	SCHE	<b>RC Input for Power On reset</b> Reset input pin.
113	XI	AI	Analog	<b>25M Crystal Input.</b> Variation is limited to +/- 50ppm.
114	XO	AO	Analog	<b>25M Crystal Output.</b> When the device is connected to an oscillator, this pin should be left unconnected.
86	CFG0	I	TTL	<b>CFG0</b> Must be connected to GND.
49	TEST	I	TTL	<b>TEST Value.</b> For normal applications connect to GND.
1, 2, 4, 5, 14, 15, 17, 18, 27, 28	NC	-	-	<b>NC</b>



## 3 Function Description

### 3.1 Functional Descriptions

The ADM6996L/LX integrates five 100Base-X physical sub-layer (PHY), 100Base-TX physical medium dependent (PMD) transceivers, five complete 10Base-T modules, a 6 port 10/100 switch controller and one 10/100 MII/GPSI MAC and memory into a single chip for both 10Mbps/s, 100Mbps/s Ethernet switch operation. It also supports 100Base-FX operation through external fiber-optic transceivers. The device is capable of operating in either Full Duplex mode or Half-Duplex mode in 10Mbps/s and 100Mbps/s. Operational modes can be selected by hardware configuration pins, software settings of management registers, or determined by the on-chip auto negotiation logic.

The ADM6996L/LX consists of three major blocks:

- 10/100M PHY Block
- Switch Controller Block
- Built-in SSRAM

The interfaces used for communication between the PHY block and switch core is an MII interface.

An auto MDIX function is supported in this block. This function can be Enabled and Disabled by the hardware pin.

### 3.2 10/100M PHY Block

The 100Base-X section of the device implements the following functional blocks:

- 100Base-X physical coding sub-layer (PCS)
- 100Base-X physical medium attachment (PMA)
- Twisted-pair transceiver (PMD)

The 100Base-X and 10Base-T sections share the following functional blocks:

- Clock synthesizer module
- MII Registers
- IEEE 802.3u auto negotiation

### 3.3 100Base-X Module

The ADM6996L/LX implements a 100Base-X compliant PCS and PMA and 100Base-TX compliant TP-PMD as illustrated in Figure 2. Bypass options for each of the major functional blocks within the 100Base-X PCS provides flexibility for various applications. 100Mbps/s PHY loop back is included for diagnostic purpose.

### 3.4 100Base-X Receiver

The 100Base-X receiver consists of functional blocks required to recover and condition the 125Mbps/s receive data stream. The ADM6996L/LX implements the 100Base-X receiving state machine diagram as given in the ANSI/IEEE Standard 802.3u, Clause 24. The 125Mbps/s receive data stream may originate from the on-chip twisted-pair transceiver in a 100Base-TX application. Alternatively, the receive data stream may be generated by an external optical receiver as in a 100Base-FX application.

The receiver block consists of the following functional sub-blocks:

- A/D Converter
- Adaptive Equalizer and timing recovery module
- NRZI/NRZ and serial/parallel decoder
- De-scrambler
- Symbol alignment block
- Symbol Decoder
- Collision Detect Block
- Carrier sense Block
- Stream decoder block

### 3.4.1 A/D Converter

A high performance A/D converter with a 125 MHz sampling rate converts signals received on the RXP/RXN pins to 6 bits data streams. It possess an auto-gain-control capability that will further improve receive performance especially under long cabling or harsh detrimental signal integrity. Due to high pass characteristic on a transformer, a built in base-line-wander correcting circuit will be cancelled out and its DC level restored.

### 3.4.2 Adaptive Equalizer and timing Recovery Module

All digital design is especially immune to noise environments and achieves better correlation between production and system testing. Baud rate Adaptive Equalizer/Timing Recovery compensates for line loss induced from twisted pairs and tracks a far end clock at 125M samples per second. Adaptive Equalizer's implemented with Feed forward and Decision Feedback techniques meet the requirement of BER with less than 10<sup>-12</sup> for transmission on a CAT5 twisted pair cable ranging from 0 to 120 meters.

### 3.4.3 NRZI/NRZ and Serial/Parallel Decoder

The recovered data is converted from NRZI to NRZ. The data is not necessarily aligned to the 4B/5B code group's boundary.

### 3.4.4 Data De-scrambling

The de-scrambler acquires synchronization with the data stream by recognizing idle bursts of 40 or more bits and locking its deciphering Linear Feedback Shift Register (LFSR) to the state of the scrambling LFSR. Upon achieving synchronization, the incoming data is XORed by the deciphering LFSR and de-scrambled.

In order to maintain synchronization, the de-scrambler continuously monitors the validity of the unscrambled data that it generates. To ensure this, a link state monitor and a hold timer are used to constantly monitor the synchronization status. Upon synchronization of the de-scrambler the hold timer starts a 722 micro second countdown. Upon detection of sufficient idle symbols within the 722 micro sec. period, the hold timer will reset and begin a new countdown. This monitoring operation will continue indefinitely given an operating network connection operating with good signal integrity. If the link state monitor does not recognize sufficient unscrambled idle symbols within the 722 micro second period, the de-scrambler will be forced out of the current state of synchronization and reset in order to re-acquire synchronization.

### 3.4.5 Symbol Alignment

The symbol alignment circuit in the ADM6996L/LX determines code word alignment by recognizing the /J/K delimiter pair. This circuit operates on unaligned data from the de-scrambler. Once the /J/K symbol pair (11000 10001) is detected, subsequent data is aligned on a fixed boundary.

### 3.4.6 Symbol Decoding

The symbol decoder functions is a look-up table that translates incoming 5B symbols into 4B nibbles. The symbol decoder first detects the /J/K symbol pair preceded by idle symbols and replaces the symbol with a MAC preamble. All subsequent 5B symbols are converted to the corresponding 4B nibbles for the duration of the entire packet. This conversion ceases upon the detection of the /T/R symbol pair denoting the end of stream delimiter (ESD). The translated data is presented on the internal RXD[3:0] signal lines where RXD[0] represents the least significant bit of the translated nibble.

### 3.4.7 Valid Data Signal

The valid data signal (RXDV) indicates that recovered and decoded nibbles are being presented on the internal RXD[3:0] synchronous receive clock, RXCLK. RXDV is asserted when the first nibble of a translated /J/K is ready for transfer over the internal MII. It remains active until either the /T/R delimiter is recognized, link test indicates failure, or no signal is detected. On any of these conditions, RXDV is de-asserted.

### 3.4.8 Receive Errors

The RXER signal is used to communicate receiver error conditions. While the receiver is in a state of holding RXDV asserted, the RXER will be asserted for each code word that does not map to a valid code-group.

### 3.4.9 100Base-X Link Monitor

The 100Base-X link monitor function allows the receiver to ensure that reliable data is being received. Without reliable data reception, the link monitor will halt both transmit and receive operations until such time that a valid link is detected.

The ADM6996L/LX performs the link integrity test as outlined in IEEE 100Base-X (Clause 24) link monitor state diagram. The link status is multiplexed with 10Mbits/s link status to form the reportable link status bit in the serial management register 1h, and driven to the LNKACT pin.

When persistent signal energy is detected on the network, the logic moves into a Link-Ready state after approximately 500 micro secs, and waits for an enable from the auto negotiation module. When received, the link-up state is entered, and the transmission and reception logic blocks become active. Should auto negotiation be disabled, the link integrity logic moves immediately to the link-up state after entering the link-ready state.

### 3.4.10 Carrier Sense

Carrier sense (CRS) for 100Mbits/s operation is asserted upon the detection of two non contiguous zeros occurring within any 10-bit boundary of the received data stream.

The carrier sense function is independent of symbol alignment. In switch mode, CRS is asserted during either packet transmission or reception. For repeater mode, CRS is asserted only during packet reception. When the idle symbol pair is detected in the received data stream, CRS is de-asserted. In repeater mode, CRS is only asserted due to receive activity. CRS is intended to encapsulate RXDV.

### 3.4.11 Bad SSD Detection

A Bad Start of Stream Delimiter (Bad SSD) is an error condition that occurs in the 100Base-X receiver if a carrier is detected (CRS asserted) and a valid /J/K set of code-group (SSD) is not received.

If this condition is detected, then the ADM6996L/LX will assert RXER and present  $RXD[3:0] = 1110$  to the internal MII for the cycles that correspond to received 5B code-groups until at least two idle code-groups are detected. Once at least two idle code groups are detected, RXER and CRS become de-asserted.

### 3.4.12 Far-End Fault

Auto negotiation provides a mechanism for transferring information from the Local Station to the link Partner that a remote fault has occurred for 100Base-TX. As auto negotiation is not currently specified for operation over fiber, the far end fault indication function (FEFI) provides this capability for 100Base-FX applications.

A remote fault is an error in the link that one station can detect while the other cannot. An example of this is a disconnected wire at a station's transmitter. This station will be receiving valid data and detect that the link is good via the link integrity monitor, but will not be able to detect that its transmission is not propagating to the other station.

A 100Base-FX station that detects such a remote fault may modify its transmitted idle stream from all  $1_B$ 's to a group of 84  $1_B$ 's followed by a single  $0_B$ . This is referred to as the FEFI idle pattern.

## 3.5 100Base-TX Transceiver

The ADM6996L/LX implements a TP-PMD compliant transceiver for 100Base-TX operation. The differential transmit driver is shared by the 10Base-T and 100Base-TX subsystems. This arrangement results in one device that uses the same external magnetic for both the 10Base-T and the 100Base-TX transmissions with a simple RC component connection. The individually wave-shaped 10Base-T and 100Base-TX transmit signals are multiplexed in the transmission output driver selection.

### 3.5.1 Transmit Drivers

The ADM6996L/LX 100Base-TX transmission driver implements MLT-3 translation and wave-shaping functions. The rise/fall time of the output signal is closely controlled to conform to the target range as specified in the ANSI TP-PMD standard.

### 3.5.2 Twisted-Pair Receiver

For 100Base-TX operation, the incoming signal is detected by the on-chip twisted-pair receiver that consists of a differential line receiver, an adaptive equalizer and a base-line wander compensation circuits.

The ADM6996L/LX uses an adaptive equalizer that changes filter frequency response in accordance with cable length. The cable length is estimated based on the incoming signal strength. The equalizer tunes itself automatically for any cable length to compensate for the amplitude and phase distortions incurred from the cable.

## 3.6 10Base-T Module

The 10Base-T Transceiver Module is IEEE 802.3 compliant. It includes the receiver, transmitter, collision, heartbeat, loop back, jabber, wave shaper, and link integrity functions, as defined in the standard. Figure 3 provides an overview for the 10Base-T module.

The ADM6996L/LX 10Base-T module is comprised of the following functional blocks:

- Manchester encoder and decoder
- Collision detector
- Link test function
- Transmit driver and receiver
- Serial and parallel interface
- Jabber and SQE test functions
- Polarity detection and correction

### 3.6.1 Operation Modes

The ADM6996L/LX 10Base-T module is capable of operating in either half-duplex mode or full-duplex mode. In half-duplex mode, the ADM6996L/LX functions as an IEEE 802.3 compliant transceiver with fully integrated filtering. The COL signal is asserted during collisions or jabber events, and the CRS signal is asserted during transmit and receive. In full duplex mode the ADM6996L/LX can simultaneously transmit and receive data.

### 3.6.2 Manchester Encoder/Decoder

Data encoding and transmission begins when the transmission enable input (TXEN) goes high and continues as long as the transceiver is in a good link state. Transmission ends when the transmission enable input goes low. The last transition occurs at the center of the bit cell if the last bit is a 1<sub>B</sub>, or at the boundary of the bit cell if the last bit is 0<sub>B</sub>.

Decoding is accomplished using a differential input receiver circuit and a phase-locked loop that separate the Manchester-encoded data stream into clock signals and NRZ data. The decoder detects the end of a frame when no more mid bit transitions are detected. Within one and a half bit times after the last bit, carrier sense is de-asserted.

### 3.6.3 Transmit Driver and Receiver

The ADM6996L/LX integrates all the required signal conditioning functions in its 10Base-T block such that external filters are not required. Only one isolation transformer and impedance matching resistors are needed for the 10Base-T transmit and receive interface. The internal transmit filtering ensures that all the harmonics in the transmission signal are attenuated properly.

### **3.6.4 Smart Squelch**

The smart squelch circuit is responsible for determining when valid data is present on the differential receive. The ADM6996L/LX implements an intelligent receive squelch on the RXP/RXN differential inputs to ensure that impulse noise on the receive inputs will not be mistaken for a valid signal. The squelch circuitry employs a combination of amplitude and timing measurements (as specified in the IEEE 802.3 10Base-T standard) to determine the validity of data on the twisted-pair inputs.

The signal at the start of the packet is checked by the analog squelch circuit and any pulses not exceeding the squelch level (either positive or negative, depending upon polarity) will be rejected. Once this first squelch level is overcome correctly, the opposite squelch level must then be exceeded within 150ns. Finally, the signal must exceed the original squelch level within an additional 150ns to ensure that the input waveform will not be rejected.

Only after all these conditions have been satisfied will a control signal be generated to indicate to the remainder of the circuitry that valid data is present.

Valid data is considered to be present until the squelch level has not been generated for a time longer than 200 ns, indicating the end of a packet. Once good data has been detected, the squelch levels are reduced to minimize the effect of noise, causing premature end-of-packet detection. The receive squelch threshold level can be lowered for use in longer cable applications. This is achieved by setting bit 10 of register address 11h.

### **3.7 Carrier Sense**

Carrier Sense (CRS) is asserted due to receive activity once valid data is detected via the smart squelch function. For 10 Mbits/s half duplex operation, CRS is asserted during either packet transmission or reception. For 10 Mbits/s full duplex and repeater mode operations, the CRS is asserted only due to receive activity.

### **3.8 Jabber Function**

The jabber function monitors the ADM6996L/LX output and disables the transmitter if it attempts to transmit a longer than legal sized packet. If TXEN is high for greater than 24ms, the 10Base-T transmitter will be disabled. Once disabled by the jabber function, the transmitter stays disabled for the entire time that the TXEN signal is asserted. This signal has to be de-asserted for approximately 256 ms (the un-jab time) before the jabber function re-enables the transmit outputs. The jabber function can be disabled by programming bit 4 of register address 10h to high.

### **3.9 Link Test Function**

A link pulse is used to check the integrity of the connection with the remote end. If valid link pulses are not received, the link detector disables the 10Base-T twisted-pair transmitter, receiver, and collision detection functions.

The link pulse generator produces pulses as defined in IEEE 802.3 10Base-T standard. Each link pulse is nominally 100ns in duration and is transmitted every 16 ms, in the absence of transmit data.

### **3.10 Automatic Link Polarity Detection**

The ADM6996L/LX's 10Base-T transceiver module incorporates an "automatic link polarity detection circuit". The inverted polarity is determined when seven consecutive link pulses of inverted polarity or three consecutive packets are received with inverted end-of-packet pulses. If the input polarity is reversed, the error condition will be automatically corrected and reported in bit 5 of register 10h.

### **3.11 Clock Synthesizer**

The ADM6996L/LX implements a clock synthesizer that generates all the reference clocks needed from a single external frequency source. The clock source must be a TTL level signal at 25 MHz +/- 50ppm

### 3.12 Auto Negotiation

The Auto Negotiation function provides a mechanism for exchanging configuration information between two ends of a link segment and automatically selecting the highest performance mode of operation supported by both devices. Fast Link Pulse (FLP) Bursts provide the signaling used to communicate auto negotiation abilities between two devices at each end of a link segment. For further detail regarding auto negotiation, refer to Clause 28 of the IEEE 802.3u specification. The ADM6996L/LX supports four different Ethernet protocols, so the inclusion of auto negotiation ensures that the highest performance protocol will be selected based on the ability of the link partner.

Highest priority is relative to the following list:

- 100Base-TX full duplex (highest priority)
- 100Base-TX half duplex
- 10Base-T full duplex
- 10Base-T half duplex (lowest priority)

### 3.13 Memory Block

The ADM6996L/LX's built in memory is divided into two blocks. One is a MAC addressing table and the other one is a data buffer.

The MAC address Learning Table size is 2048 entries with each entry occupying eight bytes length. These eight bytes of data include a 6 byte source address, VLAN information, Port information and an aging counter.

A data buffer is divided into 256 bytes/block. The ADM6996L/LX buffer management is per port fixed block number and all ports share one global buffer. This architecture can get better memory utilization and network balance at different speeds and duplex test conditions.

Received packets will separate into several 256 bytes/block and chain together. If a packet size is more than 256 bytes then the ADM6996L/LX will chain two or more blocks to store receiving packets.

### 3.14 Switch Functional Description

The ADM6996L/LX uses a "store & forward" switching approach for the following reason:

- Store & forward switches allow switching between different speed media (e.g. 10BaseX and 100BaseX). Such switches require large elastic buffers especially when bridging between a server on a 100Mbps network and clients on a 10Mbps segment.
- Store & forward switches improve overall network performance by acting as a "network cache"
- Store & forward switches prevent the forwarding of corrupted packets by the frame check sequence (FCS) before forwarding to the destination port.

### 3.15 Basic Operation

The ADM6996L/LX receives incoming packets from one of its ports, searches in the Address Table for the Destination MAC Address and then forwards the packet to the other port within the same VLAN group, where appropriate. If the destination address is not found in the address table, the ADM6996L/LX treats the packet as a broadcast packet and forwards the packet to the other ports within the same VLAN group.

The ADM6996L/LX automatically learns the port number of attached network devices by examining the Source MAC Address of all incoming packets at wire speed. If the Source Address is not found in the Address Table, the device adds it to the table.

#### 3.15.1 Address Learning

The ADM6996L/LX uses a hash algorithm to learn the MAC address and can learn up to 2K MAC addresses. An address is stored in the Address Table. The ADM6996L/LX searches for the Source Address (SA) of an incoming packet in the Address Table and acts as below:



1. If the SA was not found in the Address Table (a new address), the ADM6996L/LX waits until the end of the packet (non-error packet) and updates the Address Table. If the SA was found in the Address Table, then the aging value of each corresponding entry will be reset to 0<sub>B</sub>.
2. When the DA is PAUSE command, then the learning process will be disabled automatically by ADM6996L/LX.

### 3.15.2 Address Recognition and Packet Forwarding

The ADM6996L/LX forwards the incoming packets between bridged ports according to the Destination Address (DA) as below. All the packet forwarded will check the VLAN first. A forwarding port must be within the same VLAN as the source port.

If the DA is a UNICAST address and the address was found in the Address Table, the ADM6996L/LX will check the port number and act as follows:

- If the port number is equal to the port on which the packet was received, the packet is discarded.
- If the port number is different, the packet is forwarded across the bridge.
- If the DA is a UNICAST address and the address was not found, the ADM6996L/LX treats it as a multicast packet and forwards it across the bridge.
- If the DA is a Multicast address, the packet is forwarded across the bridge.
- If the DA is a PAUSE Command (01-80-C2-00-00-01), then this packet will be dropped by the ADM6996L/LX. The ADM6996L/LX can issue and learn PAUSE commands.
- The ADM6996L/LX will forward the packet with a DA of (01 80 C2 00 00 00<sub>H</sub>), filter out the packet with a DA of (01 80 C2 00 00 01<sub>H</sub>), and forward a packet with a DA of (01-80-C2-00-00-02<sub>H</sub> to 01 80 C2 00 00 0F<sub>H</sub>)

### 3.15.3 Address Aging

Address aging is supported for topology changes such as an address moving from one port to another. When this happens, the ADM6996L/LX internally has a 300 second timer which will “age-out” (remove) the address from the address table. The aging function can be enabled/disabled by the user. Normally, disabling an aging function is for security purposes.

### 3.15.4 Back off Algorithm

The ADM6996L/LX implements the truncated exponential back off algorithm compliant to the 802.3 CSMA-CD standard. The ADM6996L/LX will restart the back off algorithm by choosing 0-9 collision counts. The ADM6996L/LX resets the collision counter after 16 consecutive retransmit trials.

### 3.15.5 Inter-Packet Gap (IPG)

IPG is the idle time between any two successive packets from the same port. The typical number is 96 bits at a time. The value is 9.6 micro secs for 10Mbps ETHERNET, 960ns for 100Mbps fast ETHERNET and 96ns for 1000M. The ADM6996L/LX provides an option of 92 bit gap in an EEPROM to prevent packet loss when Flow Control is turned off and clock P.P.M. values differ.

### 3.15.6 Illegal Frames

The ADM6996L/LX will discard all illegal frames such as runt packets (less than 64 bytes), oversized packets (greater than 1518 or 1522 bytes) and bad CRC. Dribbling packing with good CRC value will be accepted by the ADM6996L/LX. In case of bypass mode enable, the ADM6996L/LX will support tag and untagged packets with sizes up to 1522 bytes. In case of non-bypass mode, the ADM6996L/LX will support tag packets up to 1526bytes and untagged packets up to 1522bytes.

### 3.15.7 Half Duplex Flow Control

A back pressure function is supported for half-duplex operations. When the ADM6996L/LX cannot allocate a receive buffer for an incoming packet (buffer full), the device will transmit a jam pattern on the port, thus forcing a collision. Back Pressure is enabled by the BPEN set during RESET assertion. An Infineon proprietary algorithm is



**Function Description**

implemented inside the ADM6996L/LX to prevent the back pressure function causing HUB partitioned under heavy traffic environment and reducing the packet loss rate to increase the whole system performance.

### 3.15.8 Full Duplex Flow Control

When full duplex port run out of its receive buffer, a PAUSE packet command will be issued by ADM6996L/LX to notice the packet sender to pause transmission. This frame based flow control is totally compliant to IEEE 802.3x. ADM6996L/LX can issue or receive pause packet.

### 3.15.9 Broadcast Storm filter

If the Broadcast Storm filter is enabled, the broadcast packets over 50 ms of the threshold will be discarded by the threshold setting. See EEPROM Reg.10h.

Broadcast storm mode:

Time interval: 50ms

Max. packet number = 7490 in 100Base, 749 in 10Base

**Table 7 The max. packet number = 7490 in 100Base, 749 in 10Base**

Per Port Falling Threshold				
	00 <sub>B</sub>	01 <sub>B</sub>	10 <sub>B</sub>	11 <sub>B</sub>
All 100TX	Disable	5%	10%	20%
Not All 100TX	Disable	0.5%	1%	2%

**Table 8 The max. packet number = 7490 in 100Base, 749 in 10Base**

Per Port Rising Threshold				
	00 <sub>B</sub>	01 <sub>B</sub>	10 <sub>B</sub>	11 <sub>B</sub>
All 100TX	Disable	10%	20%	40%
Not All 100TX	Disable	1%	2%	4%

### 3.16 Auto TP MDIX function

At normal application which Switch connect to NIC card is by one by one TP cable. If Switch connect other device such as another Switch must by two way. First one is Cross Over TP cable. Second way is use extra RJ45 which crossover internal TX+- and RX+- signal. By second way customer can use one by one cable to connect two Switch devices. All these effort need extra cost and not good solution. ADM6996L/LX provide Auto MDIX function which can adjust TX+- and RX+- at correct pin. User can use one by one cable between ADM6996L/LX and other device. This function can be Enable/Disable by hardware pin and EEPROM configuration register 0x01h~0x09h bit 15. If hardware pin set all port at Auto MDIX mode then EEPROM setting is useless. If hardware pin set all port at non Auto MDIX mode then EEPROM can set each port this function enable or disable.

### 3.17 Port Locking

Port locking function will provide customer simple way to limit per port user number to one. If this function is turn on then ADM6996L/LX will lock first MAC address in learning table. After this MAC address locking will never age out except Reset signal. Another MAC address which not same as locking one will be dropped. ADM6996L/LX provide one MAC address per port. This function is per port setting. When turn on Port Locking function, recommend customer turn off aging function. See EEPROM register 0x12h bit 0~8.

### 3.18 VLAN setting & Tag/Untag & port-base VLAN

ADM6996L/LX supports bypass mode and untagged port as default setting while the chip is power-on. Thus, every packet with or without tag will be forwarding to the destination port without any modification by ADM6996L/LX.

## Function Description

Meanwhile port-base VLAN could be enabled according to the PVID value (user define 4bits to map 16 groups written at register 13 to register 22) of the configuration content of each port.

ADM6996L/LX also supports 16 802.1Q VLAN groups. In VLAN four bytes tag include twelve VLAN ID. ADM6996L/LX learn user define four bits of VID. If user need to use this function, two EEPROM registers are needed to be programmed first:

\* Port VID number at EEPROM register 0x01h~0x09h bit 13~10, register 28<sub>H</sub>~2B<sub>H</sub> and register 0x2ch bit 7~0: ADM6996L/LX will check coming packet. If coming packet is non VLAN packet then ADM6996L/LX will use PVID as VLAN group reference. ADM6996L/LX will use packet's VLAN value when receive tagged packet.

\* VLAN Group Mapping Register. EEPROM register 013<sub>H</sub>~022<sub>H</sub> define VLAN grouping value. User use these register to define VLAN group.

User can define each port as Tag port or Untag port by Configuration register Bit 4. The operation of packet between Tag port and Untag port can explain by follow example:

**Example1: Port receives Untag packet and send to Untag port.**

ADM6996L/LX will check the port user define four bits of VLAN ID first then check VLAN group register. If destination port same VLAN as receiving port then this packet will forward to destination port without any change. If destination port not same VLAN as receiving port then this packet will be dropped.

**Example2: Port receives Untag packet and send to Tag port.**

ADM6996L/LX will check the port user define four bits of VLAN ID first then check VLAN group register. If destination port same VLAN as receiving port then this packet will forward to destination port with four byte VLAN Tag and new CRC. If destination port not same VLAN as receiving port then this packet will be dropped.

**Example3: Port receives Tag packet and send to Untag port.**

ADM6996L/LX will check the packet VLAN ID first then check VLAN group register. If destination port same VLAN as receiving port then this packet will forward to destination port after remove four bytes with new CRC error. If destination port not same VLAN as receiving port then this packet will be dropped.

**Example4: Port receives Tag packet and send to Tag port.**

ADM6996L/LX will check the user define packet VLAN ID first then check VLAN group register. If destination port same VLAN as receiving port then this packet will forward to destination port without any change. If destination port not same VLAN as receiving port then this packet will be dropped.

### 3.19 Priority Setting

It is a trend that data, voice and video will be put on networking, Switch not only deal data packet but also provide service of multimedia data. ADM6996L/LX provides two priority queues on each port with N:1 rate. See EEPROM Reg.10<sub>H</sub>.

This priority function can set three ways as below:

\* By Port Base: Set specific port at specific queue. ADM6996L/LX only check the port priority and not check packet's content VLAN and TOS.

\* By VLAN first: ADM6996L/LX check VLAN three priority bit first then IP TOS priority bits.

\* By IP TOS first: ADM6996L/LX check IP TOS three priority bit first then VLAN three priority bits.

If port set at VLAN/TOS priority but receiving packet without VLAN or TOS information then port base priority will be used.

### 3.20 LED Display

Three LED per port are provided by ADM6996L/LX. Link/Act, Duplex/Col. & Speed are three LED display of ADM6996L/LX. Dual color LED mode also supported by ADM6996L/LX. For easy production purpose ADM6996L/LX will send test signal to each LED at power on reset stage. EEPROM register 12<sub>H</sub> define LED configuration table.

ADM6996L/LX LED is active Low signal. Dupcol0 & Dupcol1 will check external signal at Reset time. If external signal add pull high then LED will active Low. If external signal add pull down resistor then LED will drive high.




Figure 3 LED Display

## 4 Registers Description

### 4.1 EEPROM Content

**Table 9 Registers Address Space Registers Address Space**

Module	Base Address	End Address	Note
EEPROM	00 <sub>H</sub>	33 <sub>H</sub>	

**Table 10 Registers Overview**

Register Short Name	Register Long Name	Offset Address	Page Number
<a href="#">SigReg</a>	Signature Register	00 <sub>H</sub>	<a href="#">27</a>
<a href="#">ConfigReg_0</a>	Configuration Register 0	01 <sub>H</sub>	<a href="#">28</a>
<a href="#">ResReg_0</a>	Reserved Register 0	0A <sub>H</sub>	<a href="#">29</a>
<a href="#">ConfigReg_1</a>	Configuration Register 1	0B <sub>H</sub>	<a href="#">30</a>
<a href="#">ResReg_1</a>	Reserved Register 1	0C <sub>H</sub>	<a href="#">30</a>
<a href="#">ResReg_2</a>	Reserved Register 1	0D <sub>H</sub>	<a href="#">30</a>
<a href="#">VLAN_Map_P</a>	VLAN priority Map Register	0E <sub>H</sub>	<a href="#">31</a>
<a href="#">TOS_Priority</a>	TOS priority Map Register	0F <sub>H</sub>	<a href="#">31</a>
<a href="#">ConfigReg_2</a>	Configuration Register 2	10 <sub>H</sub>	<a href="#">32</a>
<a href="#">VLAN_Mode</a>	VLAN Mode Select Register	11 <sub>H</sub>	<a href="#">33</a>
<a href="#">ConfigReg_3</a>	Miscellaneous Configuration Register 3	12 <sub>H</sub>	<a href="#">35</a>
<a href="#">VLAN_Map_T</a>	VLAN mapping table registers	13 <sub>H</sub>	<a href="#">36</a>
<a href="#">ResReg_3</a>	Reserved Register 3	23 <sub>H</sub>	<a href="#">37</a>
<a href="#">ResReg_4</a>	Reserved Register 4	24 <sub>H</sub>	<a href="#">37</a>
<a href="#">ResReg_5</a>	Reserved Register 5	25 <sub>H</sub>	<a href="#">37</a>
<a href="#">ResReg_6</a>	Reserved Register 6	26 <sub>H</sub>	<a href="#">38</a>
<a href="#">ResReg_7</a>	Reserved Register 7	27 <sub>H</sub>	<a href="#">38</a>
<a href="#">ConfigReg_4</a>	Configuration Register 4	28 <sub>H</sub>	<a href="#">38</a>
<a href="#">ConfigReg_5</a>	Configuration Register 5	29 <sub>H</sub>	<a href="#">39</a>
<a href="#">ConfigReg_6</a>	Configuration Register 6	2A <sub>H</sub>	<a href="#">39</a>
<a href="#">ConfigReg_7</a>	Configuration Register 7	2B <sub>H</sub>	<a href="#">40</a>
<a href="#">ConfigReg_8</a>	Configuration Register	2C <sub>H</sub>	<a href="#">40</a>
<a href="#">ResReg_8</a>	Reserved Register 8	2D <sub>H</sub>	<a href="#">41</a>
<a href="#">ResReg_9</a>	Reserved Register 9	2E <sub>H</sub>	<a href="#">41</a>
<a href="#">PH_Restart</a>	PHY Restart	2F <sub>H</sub>	<a href="#">42</a>
<a href="#">ConfigReg_9</a>	Miscellaneous Configuration Register 9	30 <sub>H</sub>	<a href="#">42</a>
<a href="#">BWCon_0</a>	Bandwidth Control Register 0	31 <sub>H</sub>	<a href="#">43</a>
<a href="#">BWCon_1</a>	Bandwidth Control Register 1	32 <sub>H</sub>	<a href="#">44</a>
<a href="#">BWConEn</a>	Bandwidth Control Enable Register	33 <sub>H</sub>	<a href="#">44</a>

The register is addressed wordwise.

**Table 11 Register Access Types**

Mode	Symbol	Description HW	Description SW
read/write	rw	Register is used as input for the HW	Register is read and writable by SW
read	r	Register is written by HW (register between input and output -> one cycle delay)	Value written by software is ignored by hardware; that is, software may write any value to this field without affecting hardware behavior (= Target for development.)
Read only	ro	Register is set by HW (register between input and output -> one cycle delay)	SW can only read this register
Read virtual	rv	Physically, there is no new register, the input of the signal is connected directly to the address multiplexer.	SW can only read this register
Latch high, self clearing	lhsc	Latch high signal at high level, clear on read	SW can read the register
Latch low, self clearing	llsc	Latch high signal at low-level, clear on read	SW can read the register
Latch high, mask clearing	lhmk	Latch high signal at high level, register cleared with written mask	SW can read the register, with write mask the register can be cleared (1 clears)
Latch low, mask clearing	llmk	Latch high signal at low-level, register cleared on read	SW can read the register, with write mask the register can be cleared (1 clears)
Interrupt high, self clearing	ihsc	Differentiate the input signal (low->high) register cleared on read	SW can read the register
Interrupt low, self clearing	ilsc	Differentiate the input signal (high->low) register cleared on read	SW can read the register
Interrupt high, mask clearing	ihmk	Differentiate the input signal (high->low) register cleared with written mask	SW can read the register, with write mask the register can be cleared
Interrupt low, mask clearing	ilmk	Differentiate the input signal (low->high) register cleared with written mask	SW can read the register, with write mask the register can be cleared
Interrupt enable register	ien	Enables the interrupt source for interrupt generation	SW can read and write this register
latch_on_reset	lor	rw register, value is latched after first clock cycle after reset	Register is read and writable by SW
Read/write self clearing	rwsc	Register is used as input for the hw, the register will be cleared due to a HW mechanism.	Writing to the register generates a strobe signal for the HW (1 pdi clock cycle) Register is read and writable by SW.

**Table 12 Registers Clock DomainsRegisters Clock Domains**

Clock Short Name	Description


### 4.1.1 EEPROM Registers

#### Signature Register

Description

**Registers Description EEPROM Content**

**SigReg** **Offset**  
**Signature Register** **00<sub>H</sub>** **Reset Value**  
**4154<sub>H</sub>**




Field	Bits	Type	Description
Signature	15:0	ro	<b>Signature</b> 4154 <sub>H</sub> <b>SigReg</b> , Obligatory value (AT)

*Note: ADM6996L/LX will check register 0 value before read all EEPROM content. If this value not match with 0x4154h then other values in EEPROM will be useless. ADM6996L/LX will use internal default value. User cannot write Signature register when programming ADM6996L/LX internal register.*

**Configuration Register 0**

Used to configure chip settings

**ConfigReg\_0** **Offset**  
**Configuration Register 0** **01<sub>H</sub>** **Reset Value**  
**0040F<sub>H</sub>**



Field	Bits	Type	Description
CAM	15	rw	<b>Crossover Auto MDIX</b> 0 <sub>B</sub> <b>D</b> , Disable <i>Note: Hardware Reset latch value EECK can be set globally using the Auto MDIX function.</i> 1 <sub>B</sub> <b>E</b> , Enable
FSE	14	rw	<b>Fx Select Enable</b> 0 <sub>B</sub> <b>TP</b> , Tp Mode <i>Note: If this bit has been set to Fx in hardware then the bit does not have the power to change from Fx to Tp</i> 1 <sub>B</sub> <b>FX</b> , Fx Mode
PV	13 :10	rw	<b>Port VLAN ID</b>
PP	9:8	rw	<b>Port Based Priority</b>


**Registers Description EEPROM Content**

Field	Bits	Type	Description
PPE	7	rw	<b>Port Based Priority Enable</b> 0 <sub>B</sub> <b>VTE</b> , VLAN or TOS Priority Enable <i>Note: If this bit is on only Port Bases Priority will be checked this is also the default check. If the user wants to check the VLAN priority Tag mode must be selected</i> 1 <sub>B</sub> <b>PBE</b> , Port Based Priority Enable
TV	6	rw	<b>TOS over VLAN priority</b> 0 <sub>B</sub> <b>V</b> , VLAN Enable 1 <sub>B</sub> <b>T</b> , TOS Enable
PD	5	rw	<b>Port Disable</b> 0 <sub>B</sub> <b>E</b> , Enable 1 <sub>B</sub> <b>D</b> , Disable
OT	4	rw	<b>Output Packet Tagging</b> 0 <sub>B</sub> <b>U</b> , Un-tag 1 <sub>B</sub> <b>T</b> , Tag
DUP	3	rw	<b>Duplex Enable</b> 0 <sub>B</sub> <b>H</b> , Half 1 <sub>B</sub> <b>F</b> , Full
OPS	2	rw	<b>Operating Speed</b> 0 <sub>B</sub> <b>10</b> , 10Mbps 1 <sub>B</sub> <b>100</b> , 100 Mbps
AN	1	rw	<b>Auto-negotiation</b> 0 <sub>B</sub> <b>D</b> , Disable 1 <sub>B</sub> <b>E</b> , Enable
FC	0	rw	<b>802.x Flow Control Command</b> 0 <sub>B</sub> <b>D</b> , Disable 1 <sub>B</sub> <b>E</b> , Enable

**Reserved Register 0**

Register reserved for future use

<b>ResReg_0</b>	<b>Offset</b>	<b>Reset Value</b>
<b>Reserved Register 0</b>	<b>0A<sub>H</sub></b>	<b>0040F<sub>H</sub></b>




Field	Bits	Type	Description
Res	15:10	ro	<b>Reserved</b>
IDR	9	rw	<b>Replace Packet ID</b> 0 <sub>B</sub> <b>N</b> , Not replaced 1 <sub>B</sub> <b>Y</b> , Replaced with 1 by PVID
Res	8:0	ro	<b>Reserved</b>



**Configuration Register 1**

Used to configure the chip

<b>ConfigReg_1</b>	<b>Offset</b>	<b>Reset Value</b>
<b>Configuration Register 1</b>	<b>0B<sub>H</sub></b>	<b>040F<sub>H</sub></b>




Field	Bits	Type	Description
FD	15	rw	<b>Far End Fault Detection</b> 0 <sub>B</sub> <b>D</b> , Disable 1 <sub>B</sub> <b>E</b> , Enable
Res	14:8	ro	<b>Reserved</b>
TE	7	rw	<b>Trunk Enable</b> 0 <sub>B</sub> <b>D</b> , Disable Port 3 and 4 1 <sub>B</sub> <b>E</b> , Enable Port 3 and 4
IPG	6	rw	<b>Inter Packet Gap Setting</b> 0 <sub>B</sub> <b>96B</b> , 96 bits 1 <sub>B</sub> <b>92B</b> , 92 bits
Res	5:0	ro	<b>Reserved</b>

**Reserved Register 1**

Reserved for future use

<b>ResReg_1</b>	<b>Offset</b>	<b>Reset Value</b>
<b>Reserved Register 1</b>	<b>0C<sub>H</sub></b>	<b>040F<sub>H</sub></b>




Field	Bits	Type	Description
Res	15:0	ro	<b>Reserved</b>

**Reserved Register 2**

Reserved for future use

<b>ResReg_2</b>	<b>Offset</b>	<b>Reset Value</b>
<b>Reserved Register 1</b>	<b>0D<sub>H</sub></b>	<b>040F<sub>H</sub></b>


**Registers Description EEPROM Content**


Field	Bits	Type	Description
Res	15:0	ro	<b>Reserved</b>

**VLAN Priority Map Register**

Sets the VLAN priorities

<b>VLAN_Map_P</b>	<b>Offset</b>	<b>Reset Value</b>
<b>VLAN priority Map Register</b>	<b>0E<sub>H</sub></b>	<b>040F<sub>H</sub></b>




Field	Bits	Type	Description
V7	15:14	rw	<b>Mapped priority of tag value (VLAN)</b>
V6	13:12	rw	
V5	11:10	rw	
V4	9:8	rw	
V3	7:6	rw	
V2	5:4	rw	
V1	3:2	rw	
V0	1:0	rw	

*Note: Value 3 ~ 0 are for priority queue Q3~Q0 respectively. The Weight ratio is Q3: Q2: Q1: Q0 = 8: 4: 2: 1. The default is port-base priority for un-tagged packets and non\_IP frame.*

**Type of Service (TOS) Priority Map Register**

Sets TOS priority

<b>TOS_Priority</b>	<b>Offset</b>	<b>Reset Value</b>
<b>TOS priority Map Register</b>	<b>0F<sub>H</sub></b>	<b>5500<sub>H</sub></b>

**Registers Description EEPROM Content**


Field	Bits	Type	Description
T7	15:14	rw	<b>Mapped priority of tag value (TOS)</b>
T6	13:12	rw	
T5	11:10	rw	
T4	9:8	rw	
T3	7:6	rw	
T2	5:4	rw	
T1	3:2	rw	
T0	1:0	rw	

*Note: Value 3 ~ 0 are for priority queues Q3~Q0 respectively. The Weight ratio is Q3: Q2: Q1: Q0 = 8: 4: 2: 1. The default is port-based priority for un-tagged packets and non\_IP frames.*


**Table 13 Ethernet Packet from Layer 2**

Preamble/SFD	Destination (6 bytes)	Source (6 bytes)	Packet length (2 bytes)	Data (46-1500 bytes)	CRC (4 bytes)
	Byte 0~5	Byte 6~11	Byte 12~13	Byte 14~	

**Configuration Register 2**

Used to configure the chip

<b>ConfigReg_2</b>	<b>Offset</b>	<b>Reset Value</b>
<b>Configuration Register 2</b>	<b>10<sub>H</sub></b>	<b>0040<sub>H</sub></b>



Field	Bits	Type	Description
Q3	15:14	rw	<b>Discard mode</b> Drop scheme for Queue n
Q2	13:12	rw	
Q1	11:10	rw	
Q0	9:8	rw	
AGE	7	rw	<b>Aging Status</b> 0 <sub>B</sub> E, Enable 1 <sub>B</sub> D, Disable



Field	Bits	Type	Description
Res	15:8	ro	<b>Reserved</b>
Res	7:6	ro	<b>Reserved</b>
VM	5	rw	<b>VLAN Mode Select</b> 0 <sub>B</sub> <b>P</b> , Port based by-pass mode 1 <sub>B</sub> <b>Q</b> , 802.1Q based
MAC	4	rw	<b>MAC Clone Enable</b> 0 <sub>B</sub> <b>N</b> , Normal Mode. Learning with SA only. The MAC table will be searched or filled using only SA or DA. 1 <sub>B</sub> <b>M</b> , Mac Mode. Learned using SA VID0. MAC table will be searched or filled using VID0 SA or DA. This bit allows two identical addresses with different VID0 to be learned.
Res	3:0	ro	<b>Reserved</b>

*Note:*

**Below is an example of a VLAN Tag and a MAC application for Bit4 and Bit5.**

Below is an old router architecture example. The disadvantages of this are:

1. WAN port only supports 10M Half-Duplex and non-MDIX functions
2. Needs extra 10M NIC cost.
3. ISA bus will become a bottleneck for the whole system

Below is new architecture by using ADM6996L/LX serial chip VLAN function. The advantages of below are:

- WAN Port can upgrade to 100/10 Full/Half, Auto MDIX.
- WAN/LAN Port is programmable and put on same Switch.
- No need extra NIC and save lot of cost.
- High bandwidth of MII port up to 200M speed.

New Router application works well on normal application. If user's ISP vendor(cable modem) lock Registration Card's ID then Router CPU must send this Lock Registration Card's ID to WAN Port. One condition happen is there exist two same MAC ID on this Switch. One is original Card and another one is CPU. This will make Switch learning table trouble.

ADM6996L/LX provide MAC Clone function that allow two same MAC address with different VLAN ID0 on learning table. This will solve Lock registration Card's ID issue. AT8989P serial chip will put these two same MAC addresses with different VLAN ID0 at different learning table entry.

**How to Set ADM6996L/LX on Router.**

Port0~3: LAN Port.

Port4: WAN Port.

Port5: MII Port as CPU Port.

Step1: Set Register 11<sub>H</sub> bit4 and bit5 to 1.

{Coding: Write Register 11<sub>H</sub> as FF30<sub>H</sub>}

Step2: Set Port0~3 as Untag Port and set PVID=1.

{Coding: Write Register 01<sub>H</sub>, 03<sub>H</sub>, 05<sub>H</sub>, 07<sub>H</sub> as 840F<sub>H</sub>. Port0~3 as Untag, PVID=1, Enable MDIX}

Step3: Set Port4 as Untag Port and set PVID=2.

{Coding: Write Register 08<sub>H</sub> as 880F<sub>H</sub>. Port4 as Untag, PVID=2, Enable MDIX.}

Step4: Set Port5 MII Port as Tag Port and set PVID=2.

{Coding: Write Register 09<sub>H</sub> as 881F<sub>H</sub>. Port5 MII port as Tag, PVID=2.}

Step5: Group Port0, 1, 2, 3, 5 as VLAN 1.

{Coding: Write Register 14<sub>H</sub> as 0155<sub>H</sub>. VLAN1 cover Port0, 1, 2, 3, 5.}

Step6: Group Port4, 5 as VLAN 2.

{Coding: Write Register 15<sub>H</sub> as 0180<sub>H</sub>. VLAN2 cover Port4, 5.}

#### How MAC Clone Operation:

- LAN to LAN/CPU Traffic.

ADM6996L/LX LAN traffic to LAN/CPU only. Traffic to another LAN port will be untag packet. Traffic to CPU is Tag packet with VID=1. CPU can check VID to distinguish LAN traffic or WAN traffic.

- WAN to CPU Traffic.

ADM6996L/LX WAN traffic to CPU only. Traffic to CPU is Tag packet with VID=2.

CPU can check VID to distinguish LAN traffic or WAN traffic.

- CPU to LAN Packet.

ADM6996L/LX CPU Packet to LAN port must add VID=1 in VLAN field.

ADM6996L/LX check VID to distinguish LAN traffic or WAN traffic. LAN output packet is Untag.

- CPU to WAN Packet.

ADM6996L/LX CPU Packet to WAN port must add VID=2 in VLAN filed.

ADM6996L/LX check VID to distinguish LAN traffic or WAN traffic. WAN output packet is Untag.

- ADM6996L/LX learning sequence

ADM6996L/LX will check VLAN mapping setting first then check learning table.

User does not worry LAN/WAN traffic mix up.

Bit 10: Half Duplex Back Pressure enable. 1/enable, 0/disable.

#### Configuration Register 3

<b>ConfigReg_3</b>	<b>Offset</b>	<b>Reset Value</b>
<b>Miscellaneous Configuration Register 3</b>	<b>12<sub>H</sub></b>	<b>3600<sub>H</sub></b>

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>CD</b>	Res	Res	Res	Res	Res	<b>ML5</b>	<b>ML4</b>	<b>ML3</b>	Res	<b>ML2</b>	Res	<b>ML1</b>	Res	<b>ML0</b>	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	


Field	Bits	Type	Description
CD	15	rw	<b>Excessive Collision Drop</b> 0 <sub>B</sub> <b>D</b> , Disable 1 <sub>B</sub> <b>E</b> , Enable

**Registers Description EEPROM Content**

Field	Bits	Type	Description
Res	14	rw	<b>Reserved</b>
Res	13:12	rw	<b>Reserved</b>
Res	11	rw	<b>Reserved</b>
Res	10:9	rw	<b>Reserved</b>
ML5	8	rw	<b>Port5 MAC Lock</b> 0 <sub>B</sub> <b>D</b> , Disable 1 <sub>B</sub> <b>LM</b> , Lock first MAC Source Address
ML4	7	rw	<b>Port4 MAC Lock</b> 0 <sub>B</sub> <b>D</b> , Disable 1 <sub>B</sub> <b>LM</b> , Lock first MAC Source Address
ML3	6	rw	<b>Port3 MAC Lock</b> 0 <sub>B</sub> <b>D</b> , Disable 1 <sub>B</sub> <b>LM</b> , Lock first MAC Source Address
Res	5	rw	<b>Reserved</b>
ML2	4	rw	<b>Port 2 MAC Lock</b> 0 <sub>B</sub> <b>D</b> , Disable 1 <sub>B</sub> <b>LM</b> , Lock first MAC source address
Res	3	rw	<b>Reserved</b>
ML1	2	rw	<b>Port1 MAC Lock</b> 0 <sub>B</sub> <b>D</b> , Disable 1 <sub>B</sub> <b>LM</b> , Lock first MAC source address
Res	1	rw	<b>Reserved</b>
ML0	0	rw	<b>Port0 MAC Lock</b> 0 <sub>B</sub> <b>D</b> , Disable 1 <sub>B</sub> <b>LM</b> , Lock first MAC source address

**VLAN Mapping Table Registers**

**VLAN\_Map\_T** **Offset**  
**VLAN mapping table registers** **13<sub>H</sub>** **Reset Value**  
**FFFF<sub>H</sub>**




Field	Bits	Type	Description
Res	15:9	ro	<b>Reserved</b>
VM5	8	rw	<b>Port 5 VLAN Mapping</b>
VM4	7	rw	<b>Port 4 VLAN Mapping</b>
VM3	6	rw	<b>Port 3 VLAN Mapping</b>
Res	5	ro	<b>Reserved</b>








**Registers Description EEPROM Content**


Field	Bits	Type	Description
Res	15:8	ro	<b>Reserved</b>
P0	7:0	rw	<b>Port 0 PVID</b> 0001 <sub>H</sub> <b>PVID</b> , These 8 bits combine with the register in the hex values bit's [13~10] as the full 12 bits of the VID.

**Configuration Register 5**


<b>ConfigReg_5</b>	<b>Offset</b>	<b>Reset Value</b>
<b>Configuration Register 5</b>	<b>29<sub>H</sub></b>	<b>0000 0000<sub>H</sub></b>



Field	Bits	Type	Description
Res	15:8	ro	<b>Reserved</b>
P1	7:0	rw	<b>Port1 PVID bit 11~4.</b> 0003 <sub>H</sub> <b>PVID 1</b> , These 8 bits combine with the register in the hex values bit's [13~10] as the full 12 bits of the VID.

**Configuration Register 6**

<b>ConfigReg_6</b>	<b>Offset</b>	<b>Reset Value</b>
<b>Configuration Register 6</b>	<b>2A<sub>H</sub></b>	<b>0000<sub>H</sub></b>




Field	Bits	Type	Description
Res	15:8	ro	<b>Reserved</b>

**Registers Description EEPROM Content**

Field	Bits	Type	Description
P2	7:0	rw	<b>Port2 PVID bit 11~4.</b> 0005 <sub>H</sub> <b>PVID 2</b> , These 8 bits combine with the register in the hex values bit's [13~10] as the full 12 bits of the VID.

**Configuration Register 7**


**ConfigReg\_7** **Offset**  
**Configuration Register 7** **2B<sub>H</sub>** **Reset Value**  
**0000<sub>H</sub>**



Field	Bits	Type	Description
P4	15:8	ro	<b>Port4 PVID bit 11~4.</b> 0008 <sub>H</sub> <b>PVID 1</b> , These 8 bits combine with the register in the hex values bit's [13~10] as the full 12 bits of the VID.
P3	7:0	rw	<b>Port3 PVID bit 11~4.</b> 0007 <sub>H</sub> <b>PVID 1</b> , These 8 bits combine with the register in the hex values bit's [13~10] as the full 12 bits of the VID.

**Configuration Register 8**

**ConfigReg\_8** **Offset**  
**Configuration Register** **2C<sub>H</sub>** **Reset Value**  
**D000<sub>H</sub>**



Field	Bits	Type	Description
CR0	15	rw	<b>Control Reserved MAC</b> Control reserved MAC (0180C2000000) 0 <sub>B</sub> <b>D</b> , Discard 1 <sub>B</sub> <b>F</b> , Forward
CR1	14	rw	<b>Control Reserved MAC</b> Control reserved MAC (0180C2000001) 0 <sub>B</sub> <b>D</b> , Discard 1 <sub>B</sub> <b>F</b> , Forward


**Registers Description EEPROM Content**

Field	Bits	Type	Description
CR2	13	rw	<b>Control Reserved MAC</b> Control reserved MAC (0180C2000002- 0180C200000F) 0 <sub>B</sub> <b>D</b> , Discard 1 <sub>B</sub> <b>F</b> , Forward
CR3	12	rw	<b>Control Reserved MAC</b> Control reserved MAC (0180C2000010-0180C20000FF) 0 <sub>B</sub> <b>D</b> , Discard 1 <sub>B</sub> <b>F</b> , Forward
Res	11	rw	<b>Reserved</b>
VS	10:8	rw	<b>VLAN Grouping Tag Shift</b> 0 <sub>D</sub> <b>VID0</b> , VID [3:0] 1 <sub>D</sub> <b>VID1</b> , VID [4:1] 2 <sub>D</sub> <b>VID2</b> , VID [5:2] 3 <sub>D</sub> <b>VID3</b> , VID [6:3] 4 <sub>D</sub> <b>VID4</b> , VID [7:4] 5 <sub>D</sub> <b>VID5</b> , VID [8:5] 6 <sub>D</sub> <b>VID6</b> , VID [9:6] 7 <sub>D</sub> <b>VID7</b> , VID [10:7]
P5	7:0	rw	<b>Port5 PVID bit 11~4.</b> 0009 <sub>H</sub> <b>PVID 1</b> , These 8 bits combine with the register in the hex values bit's [13~10] as the full 12 bits of the VID.

Note: Bit[10:8]: VLAN Tag shift register. ADM6996L/LX will select 4 bit form total 12 bit VID as VLAN group reference. Bit[15:12]: IEEE 802.3 reserved DA forward or drop police.

**Reserved Register 8**


**ResReg\_8** **Offset**  
**Reserved Register 8** **2D<sub>H</sub>** **Reset Value**  
**4442<sub>H</sub>**



Field	Bits	Type	Description
Res	15:0	rw	<b>Reserved</b>

**Reserved Register 9**


**ResReg\_9** **Offset**  
**Reserved Register 9** **2E<sub>H</sub>** **Reset Value**  
**0000<sub>H</sub>**

**Registers Description EEPROM Content**


Field	Bits	Type	Description
Res	15:0	rw	<b>Reserved</b>

**PHY Restart**


<b>PH_Restart</b>	<b>Offset</b>	<b>Reset Value</b>
<b>PHY Restart</b>	<b>2F<sub>H</sub></b>	<b>0000<sub>H</sub></b>



Field	Bits	Type	Description
PR	15:0	rw	<b>PHY Restart</b> 0000 <sub>H</sub> <b>PHY Restart</b> , Writing this Hex value to this register restarts the internal PHYs.

**Configuration Register 9**

<b>ConfigReg_</b>	<b>Offset</b>	<b>Reset Value</b>
<b>Miscellaneous Configuration Register 9</b>	<b>30<sub>H</sub></b>	<b>0987<sub>H</sub></b>




Field	Bits	Type	Description
Res	15:13	rw	<b>Reserved</b>
LM	12	rw	<b>Port 4 LED Mode</b> 0 <sub>B</sub> <b>D</b> , LinkAct/DupCol/Speed 1 <sub>B</sub> <b>S</b> , LinkAct/Speed
Res	11	rw	<b>Reserved</b>
Res	10	rw	<b>Reserved</b>

**Registers Description EEPROM Content**

Field	Bits	Type	Description
LC	9	rw	<b>Color LED</b> 0 <sub>B</sub> <b>N</b> , Normal LED Port1 Col LED, 100M Col LED. 1 <sub>B</sub> <b>D</b> , Dual Speed Hub LEDPort0 Color LED, 10M Color LED.
Res	8	rw	<b>Reserved</b>
Res	7	rw	<b>Reserved</b>
RCL	6	rw	<b>MII Speed Double</b> 0 <sub>B</sub> <b>25</b> , TxCLK max speed is 25 MHz 1 <sub>B</sub> <b>50</b> , TxCLK max speed is 50 MHz
MAC	5	rw	<b>Mac Clone Enable</b> MAC Clone Enable Bit[1].
Res	4:0	rw	<b>Reserved</b>

**Bandwidth Control Register**

**BWCon\_0** **Offset** **Reset Value**  
**Bandwidth Control Register 0** **31<sub>H</sub>** **0000<sub>H</sub>**




Field	Bits	Type	Description
RC3	15	rw	<b>Receive Packet Length Count</b> Counted on the Source Port 3. 0 <sub>D</sub> <b>R3</b> , The switch will add length to the P3 counter
P3T	14:12	rw	<b>Port 3 Threshold Control Meter</b> Reference table in note below.
RC2	11	rw	<b>Receive Packet Length Count</b> Counted on the Source Port 2. 0 <sub>D</sub> <b>R2</b> , The switch will add length to the P2 counter
P2T	10:8	rw	<b>Port 2 Threshold Control Meter</b> Reference table in note below.
RC1	7	rw	<b>Receive Packet Length Count</b> Counted on the Source Port 1. 0 <sub>D</sub> <b>R1</b> , The switch will add length to the P1 counter
P1T	6:4	rw	<b>Port 1 Threshold Control Meter</b> Reference table in note below.
RC0	3	rw	<b>Receive Packet Length Count</b> Counted on the Source Port 0. 0 <sub>D</sub> <b>R0</b> , The switch will add length to the P2 counter
P0T	2:0	rw	<b>Port 0 Threshold Control Meter</b> Reference table in note below.

**Table 17 Note:Reference Table**

<b>000</b>	<b>001</b>	<b>010</b>	<b>011</b>	<b>100</b>	<b>101</b>	<b>110</b>	<b>111</b>
256K	512K	1M	2M	5M	10M	20M	50M

**Bandwidth Control Register 1**

**BWCon\_1** **Offset** **Reset Value**  
**Bandwidth Control Register 1** **32<sub>H</sub>** **0000<sub>H</sub>**



Field	Bits	Type	Description
Res	15:8	ro	<b>Reserved</b>
RC5	7	rw	<b>Receive Packet Length Count</b> Counted on the Source Port 5. 0 <sub>D</sub> <b>Count5</b> , The switch will add length to the P5 counter
P5T	6:4	rw	<b>Port 5 Threshold Control Meter</b> Reference table in note below.
RC4	3	rw	<b>Receive Packet Length Count</b> Counted on the Source Port 4. 0 <sub>D</sub> <b>Count4</b> , The switch will add length to the P4 counter
P4T	2:0	rw	<b>Port 4 Threshold Control Meter</b> Reference table in note below.


**Table 18 Note:Reference Table**

<b>000</b>	<b>001</b>	<b>010</b>	<b>011</b>	<b>100</b>	<b>101</b>	<b>110</b>	<b>111</b>
256K	512K	1M	2M	5M	10M	20M	50M

**Bandwidth Control Enable Register**

**BWConEn** **Offset** **Reset Value**  
**Bandwidth Control Enable Register** **33<sub>H</sub>** **0000<sub>H</sub>**



**Registers Description EEPROM Content**


Field	Bits	Type	Description
Res	15:9	ro	<b>Reserved</b>
BW5	8	rw	<b>Port 5 Bandwidth Control Enable</b> 0 <sub>B</sub> <b>D</b> , Disable 1 <sub>B</sub> <b>E</b> , Enable
BW4	7	rw	<b>Port 4 Bandwidth Control Enable</b> 0 <sub>B</sub> <b>D</b> , Disable 1 <sub>B</sub> <b>E</b> , Enable
BW3	6	rw	<b>Port 3 Bandwidth Control Enable</b> 0 <sub>B</sub> <b>D</b> , Disable 1 <sub>B</sub> <b>E</b> , Enable
Res	5	rw	<b>Reserved</b>
BW2	4	rw	<b>Port 2 Bandwidth Control Enable</b> 0 <sub>B</sub> <b>D</b> , Disable 1 <sub>B</sub> <b>E</b> , Enable
Res	3	rw	<b>Reserved</b>
BW1	2	rw	<b>Port 1 Bandwidth Control Enable</b> 0 <sub>B</sub> <b>D</b> , Disable 1 <sub>B</sub> <b>E</b> , Enable
Res	1	rw	<b>Reserved</b>
BW0	0	rw	<b>Port 0 Bandwidth Control Enable</b> 0 <sub>B</sub> <b>D</b> , Disable 1 <sub>B</sub> <b>E</b> , Enable

## 4.2 Serial Register Map

**Table 19 Registers Address SpaceRegisters Address Space**

Module	Base Address	End Address	Note
Serial	00 <sub>H</sub>	3C <sub>H</sub>	

**Table 20 Registers Overview**

Register Short Name	Register Long Name	Offset Address	Page Number
<a href="#">ChipID</a>	Chip Identifier Register	00 <sub>H</sub>	<a href="#">47</a>
<a href="#">PortStat_0</a>	Port Status Register 0	01 <sub>H</sub>	<a href="#">47</a>
<a href="#">PortStat_1</a>	Port Status Register 1	02 <sub>H</sub>	<a href="#">49</a>
<a href="#">CabStat</a>	Cable Broken Status	03 <sub>H</sub>	<a href="#">50</a>
<a href="#">OverFlow_0</a>	Over Flow Flag 0 Register 0	3A <sub>H</sub>	<a href="#">50</a>
<a href="#">OverFlow_1</a>	Over Flow Flag 0 Register 1	3B <sub>H</sub>	<a href="#">51</a>
<a href="#">OverFlow_2</a>	Over Flow Flag 2 Register	3C <sub>H</sub>	<a href="#">52</a>

The register is addressed wordwise.

**Table 21 Register Access Types**

Mode	Symbol	Description HW	Description SW
read/write	rw	Register is used as input for the HW	Register is read and writable by SW
read	r	Register is written by HW (register between input and output -> one cycle delay)	Value written by software is ignored by hardware; that is, software may write any value to this field without affecting hardware behavior (= Target for development.)
Read only	ro	Register is set by HW (register between input and output -> one cycle delay)	SW can only read this register
Read virtual	rv	Physically, there is no new register, the input of the signal is connected directly to the address multiplexer.	SW can only read this register
Latch high, self clearing	lhsc	Latch high signal at high level, clear on read	SW can read the register
Latch low, self clearing	llsc	Latch high signal at low-level, clear on read	SW can read the register
Latch high, mask clearing	lhmk	Latch high signal at high level, register cleared with written mask	SW can read the register, with write mask the register can be cleared (1 clears)
Latch low, mask clearing	llmk	Latch high signal at low-level, register cleared on read	SW can read the register, with write mask the register can be cleared (1 clears)
Interrupt high, self clearing	ihsc	Differentiate the input signal (low->high) register cleared on read	SW can read the register
Interrupt low, self clearing	iisc	Differentiate the input signal (high->low) register cleared on read	SW can read the register
Interrupt high, mask clearing	ihmk	Differentiate the input signal (high->low) register cleared with written mask	SW can read the register, with write mask the register can be cleared

**Table 21 Register Access Types (cont'd)**

Mode	Symbol	Description HW	Description SW
Interrupt low, mask clearing	ilmk	Differentiate the input signal (low->high) register cleared with written mask	SW can read the register, with write mask the register can be cleared
Interrupt enable register	ien	Enables the interrupt source for interrupt generation	SW can read and write this register
latch_on_reset	lor	rw register, value is latched after first clock cycle after reset	Register is read and writable by SW
Read/write self clearing	rWSC	Register is used as input for the hw, the register will be cleared due to a HW mechanism.	Writing to the register generates a strobe signal for the HW (1 pdi clock cycle) Register is read and writable by SW.


**Table 22 Registers Clock Domains Registers Clock Domains**

Clock Short Name	Description

#### 4.2.1 Serial Registers

##### Chip Identifier Register

<b>ChipID</b>	<b>Offset</b>	<b>Reset Value</b>
<b>Chip Identifier Register</b>	<b>00<sub>H</sub></b>	<b>0000 0000<sub>H</sub></b>



Field	Bits	Type	Description
ID	31:4	ro	<b>Chip Identifier Register</b> 0000 7101 <sub>H</sub> ID, Chip Identifier
Ver	3:0	ro	<b>Version No</b> 0000 <sub>H</sub> Ver, Version No.

##### Port Status Register 0

<b>PortStat_0</b>	<b>Offset</b>	<b>Reset Value</b>
<b>Port Status Register 0</b>	<b>01<sub>H</sub></b>	<b>0000 0000<sub>H</sub></b>

**Registers Description Serial Register Map**

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>FP</b>	<b>DP</b>	<b>SP</b>	<b>LP</b>	<b>FP</b>	<b>DP</b>	<b>SP</b>	<b>LP</b>					<b>FP</b>	<b>DP</b>	<b>SP</b>	<b>LP</b>					<b>FP</b>	<b>DP</b>	<b>SP</b>	<b>LP</b>					<b>FP</b>	<b>DP</b>	<b>SP</b>	<b>LP</b>
<b>4</b>	<b>4</b>	<b>4</b>	<b>4</b>	<b>3</b>	<b>3</b>	<b>3</b>	<b>3</b>					<b>2</b>	<b>2</b>	<b>2</b>	<b>2</b>					<b>1</b>	<b>1</b>	<b>1</b>	<b>1</b>					<b>0</b>	<b>0</b>	<b>0</b>	<b>0</b>
ro	ro	ro	ro	ro	ro	ro	ro			ro		ro	ro	ro	ro			ro		ro	ro	ro	ro			ro		ro	ro	ro	ro


Field	Bits	Type	Description
FP4	31	ro	<b>Port 4 Flow Control Enable</b> 0 <sub>B</sub> D, Flow Control Disable 1 <sub>B</sub> FC4, 802.3X on for full duplex or back pressure on for half duplex.
DP4	30	ro	<b>Port 4 Duplex Status</b> 0 <sub>B</sub> H, Half Duplex 1 <sub>B</sub> F, Full Duplex
SP4	29	ro	<b>Port 4 Speed Status</b> 0 <sub>B</sub> 10, 10Mbps 1 <sub>B</sub> 100, 100Mbps
LP4	28	ro	<b>Port 4 Linkup Status</b> 0 <sub>B</sub> NE, Link is not established. 1 <sub>B</sub> E, Link is established.
FP3	27	ro	<b>Port 3 Flow Control Enable</b> 0 <sub>B</sub> D, Flow Control Disable 1 <sub>B</sub> FC3, 802.3X on for full duplex or back pressure on for half duplex.
DP3	26	ro	<b>Port 3 Duplex Status</b> 0 <sub>B</sub> H, Half Duplex 1 <sub>B</sub> F, Full Duplex
SP3	25	ro	<b>Port 3 Speed Status</b> 0 <sub>B</sub> 10, 10Mbps 1 <sub>B</sub> 100, 100Mbps
LP3	24	ro	<b>Port 3 Linkup Status</b> Port 3 Linkup Status: 0 <sub>B</sub> N, Link is not established. 1 <sub>B</sub> E, Link is established.
Res	23:20	ro	<b>Reserved</b>
FP2	19	ro	<b>Port 2 Flow Control Enable</b> 0 <sub>B</sub> D, Flow Control Disable 1 <sub>B</sub> FC2, 802.3X on for full duplex or back pressure on for half duplex.
DP2	18	ro	<b>Port 2 Duplex Status</b> 0 <sub>B</sub> H, Half Duplex 1 <sub>B</sub> F, Full Duplex
SP2	17	ro	<b>Port 2 Speed Status</b> 0 <sub>B</sub> 10, 10Mbps 1 <sub>B</sub> 100, 100Mbps
LP2	16	ro	<b>Port 2 Linkup Status</b> Port 2 Linkup Status: 0 <sub>B</sub> NE, Link is not established. 1 <sub>B</sub> E, Link is established.
Res	15:12	ro	<b>Reserved</b>

**Registers Description Serial Register Map**

Field	Bits	Type	Description
FP1	11	ro	<b>Port 1 Flow Control Enable</b> 0 <sub>B</sub> D, Flow Control Disable 1 <sub>B</sub> FC1, 802.3X on for full duplex or back pressure on for half duplex.
DP1	10	ro	<b>Port 1 Duplex Status</b> 0 <sub>B</sub> H, Half Duplex 1 <sub>B</sub> F, Full Duplex
SP1	9	ro	<b>Port 1 Speed Status</b> 0 <sub>B</sub> 10, 10Mbps 1 <sub>B</sub> 100, 100Mbps
LP1	8	ro	<b>Port 1 Linkup Status</b> 0 <sub>B</sub> NE, Not established. 1 <sub>B</sub> E, Established.
Res	7:4	ro	<b>Reserved</b>
FP0	3	ro	<b>Port 0 Flow Control Enable</b> 0 <sub>B</sub> D, Flow Control Disable 1 <sub>B</sub> FC0, 802.3X on for full duplex or back pressure on for half duplex.
DP0	2	ro	<b>Port 0 Duplex Status</b> 0 <sub>B</sub> H, Half Duplex 1 <sub>B</sub> F, Full Duplex
SP0	1	ro	<b>Port 0 Speed Status</b> 0 <sub>B</sub> 10, 10Mbps 1 <sub>B</sub> 100, 100Mbps
LP0	0	ro	<b>Port 0 Linkup Status</b> 0 <sub>B</sub> NE, Not established. 1 <sub>B</sub> E, Established.


**Port Status Register 1**

<b>PortStat_1</b>	<b>Offset</b>	<b>Reset Value</b>
<b>Port Status Register 1</b>	<b>02<sub>H</sub></b>	<b>0000 0000<sub>H</sub></b>



Field	Bits	Type	Description
Res	31:5	ro	<b>Reserved</b>
FP5	4	ro	<b>Port 5 Flow Control Enable</b> 0 <sub>B</sub> D, Flow Control Disable 1 <sub>B</sub> FC5, 802.3X on for full duplex or back pressure on for half duplex.
DP5	3	ro	<b>Port 5 Duplex Status</b> 0 <sub>B</sub> H, Half Duplex 1 <sub>B</sub> F, Full Duplex




**Registers Description Serial Register Map**


Field	Bits	Type	Description
Res	31:18	ro	Reserved
OR5	17	ro	Overflow of Port 5 Receive Packet Byte Count
OR4	16	ro	Overflow of Port 4 Receive Packet Byte Count
OR3	15	ro	Overflow of Port 3 Receive Packet Byte Count
Res	14	ro	Reserved
OR2	13	ro	Overflow of Port 2 Receive Packet Byte Count
Res	12	ro	Reserved
OR1	11	ro	Overflow of Port 1 Receive Packet Byte Count
Res	10	ro	Reserved
OR0	9	ro	Overflow of Port 0 Receive Packet Byte Count
OF5	8	ro	Overflow of Port 5 Receive Packet Count
OF4	7	ro	Overflow of Port 4 Receive Packet Count
OF3	6	ro	Overflow of Port 3 Receive Packet Count
Res	5	ro	Reserved
OF2	4	ro	Overflow of Port 2 Receive Packet Count
Res	3	ro	Reserved
OF1	2	ro	Overflow of Port 1 Receive Packet Count
Res	1	ro	Reserved
OF0	0	ro	Overflow of Port 0 Receive Packet Count

**Over Flow Flag 0 Register 1**

OverFlow_1	Offset	Reset Value
Over Flow Flag 0 Register 1	3B <sub>H</sub>	0000 0000 <sub>H</sub>



Field	Bits	Type	Description
Res	31:18	ro	Reserved
OB5	17	ro	Overflow of Port 5 Transmit Packet Byte Count
OB4	16	ro	Overflow of Port 4 Transmit Packet Byte Count
OB3	15	ro	Overflow of Port 3 Transmit Packet Byte Count





Field	Bits	Type	Description
OF2	4	ro	<b>Overflow of Port 2 Collision Count</b>
Res	3	ro	<b>Reserved</b>
OF1	2	ro	<b>Overflow of Port 1 Collision Count</b>
Res	1	ro	<b>Reserved</b>
OF0	0	ro	<b>Overflow of Port 0 Collision Count</b>

### 4.3 VLAN Packet

**Table 23 VLAN Packet**

Tag Protocol TD 8100	Tag Control Information TCI	LEN Length	Routing Information
Byte 12~13	Byte 14~15	Byte 16~17	Byte 18

*Note: ADM6996L/LX will check packet byte 12 & 13. If byte[12:13]=8100h then this packet is a VLAN packet*

Byte 14~15: Tag Control Information TCI

Bit[15:13]: User Priority 7~0

Bit 12: Canonical Format Indicator (CFI)

Bit[11~0]: VLAN ID. The ADM6996L/LX will use bit[3:0] as VLAN group.

### 4.4 TOS IP Packet

**Table 24 TOS IP Packet**

Type 0800	IP Header
Byte 12~13	Byte 14~15

*Note: ADM6996L/LX checks bytes 12 & 13. If this value is 0800<sub>h</sub> then the ADM6996L/LX knows this is a TOP priority packet.*

IP header define

Byte 14

Bit[7:0]: IP protocol version number & header length.

Byte 15: Service type

Bit[7~5]: IP Priority (Precedence) from 7~0

Bit 4: No Delay (D)

Bit 3: High Throughput

Bit 2: High Reliability (R)

Bit[1:0]: Reserved

### 4.5 EEPROM Access

Customer can select ADM6996L/LX read EEPROM contents as chip setting or not. ADM6996L/LX will check the signature of EEPROM to decide read content of EEPROM or not.

**Table 25 RESETL & EEPROM content relationship**

RESETL	CS	SK	DI	DO
0	High Impedance	High Impedance	High Impedance	High Impedance
Rising edge 01 (30ms)	Output	Output	Output	Input
1 (after 30ms)	Input	Input	Output	Input

Keep at least 30ms after RESETL from 01. ADM6996L/LX will read data from EEPROM. After RESETL if CPU update EEPROM that ADM6996L/LX will update configuration registers too.

When CPU programming EEPROM & ADM6996L/LX, ADM6996L/LX recognizes the EEPROM WRITE instruction only. If there is any Protection instruction before or after the EEPROM WRITE instruction, CPU needs to generate separated CS signal cycle for each Protection & WRITE instruction.

CPU can directly program ADM6996L/LX after 30ms of Reset signal rising edge with or without EEPROM  
 ADM6996L/LX serial chips will latch hardware-reset value as recommend value. It includes EEPROM interface:

EECS: Internal Pull down 40K resistor.

EESK: TP port Auto-MDIX select. Internal pull down 40K resistor as non Auto-MDIX mode.

EDI: Dual Color Select. Internal pull down 40K resistor as Single Color Mode.

EDO: EEPROM enable. Internal pull up 40K resistor as EEPROM enable.

Below Figure is ADM6996L/LX serial chips EEPROM pins operation at different stage. Reset signal is control by CPU with at least 100ms low. Point1 is Reset rising edge. CPU must prepare proper value on EECS(0), EESK, EDI, EDO(1) before this rising edge. ADM6996L/LX will read this value into chip at Point2. CPU must keep these values over point2. Point2 is 200ns after Reset rising edge.

ADM6996L/LX serial chips will read EEPROM content at Point4 which 800ns far away from the rising edge of Reset. CPU must turn EEPROM pins EECS, EESK, EDI and EDO to High-Z or pull high before Point4.

If user want change state to High-Z or pull high on EEPROM pins, the order is CS-> DI -> DO -> SK is better.

A little bit different with the timing on writing EEPROM. See below graph. Must be carefully is when CS go down after write a command, SK must issue at least one clock. This is a difference between ADM6996L/LX with EEPROM write timing. If system without EEPROM then user must write ADM6996L/LX internal register by 93C66 timing. If user uses EEPROM then the writing timing is depend on EEPROM type.


## 4.6 Serial Interface Timing

### ADM6996L/LX serial chip's internal counter or EEPROM access timing

EESK: Similar to the MDC signal.

EDI: Similar to the MDIO signal

ECS: Must keep be kept low.



**Figure 4 ADM6996L/LX Serial Chip's Internal Counter or EEPROM Access Timing**

Preamble: At least 32 continuous 1<sub>B</sub>'s

Start: 01<sub>B</sub>(2 bits)

Opcode: 10<sub>B</sub> (2 bits, Only supports a read command)

Table select: 1<sub>B</sub> = Counter, 0<sub>B</sub> = EEPROM (1 bit)

Register Address: Read Target register address. (7 bits)

TA: Turn Around.

Register Data: 32 bit data.

Counter output bit sequence is bit 31 to bit 0.

If a user reads the EEPROM then 32 bits of data will separate as two EEPROM registers. The sequence is:

1. Register +1, Register (Register is even number)
2. Register, Register-1(Register is Odd number)

**Example:**

Read Register 00<sub>H</sub> then the ADM6996L/LX will drive 01<sub>H</sub> & 00<sub>H</sub>

Read Register 03<sub>H</sub> then ADM6996L/LX will drive 03<sub>H</sub> & 02<sub>H</sub>


Idle: EESK must send at least one clock pulse at idle time

**ADM6996L/LX issue Reset internal counter command**

EESK: Similar to the MDC signal

EDI: Similar to the MDIO signal

ECS: Must keep low.



**Figure 5 ADM6996L/LX Issue Reset Internal Counter Command**

---

**Registers DescriptionSerial Interface Timing**

Preamble: At least 32 continuous  $1_B$ 's

Start:  $01_B$  (2 bits)

Opcode:  $01_B$  (2 bits, Reset command)

Device Address: Chip physical address as PHYAS[1:0].

Reset\_type: Reset the counter by port number or by counter index

$1_B$  = Clear dedicate port's all counters

$0_B$  = Clear dedicate counter

Port\_number or counter index: User defines clear port or counter

Idle: EECK must send at least one clock pulse at idle time

## 5 Electrical Specification

### 5.1 TX/FX Interface

#### 5.1.1 TP Interface

Transformer requirement:

- TX/RX rate 1:1
- TX/RX central tap connect together to VCCA2

*Note:* Users can change the TX/RX pin for easy layout but do not change polarity. The ADM6996L/LX supports auto polarity on the receiving side





Figure 6 TP Interface

#### 5.1.2 FX Interface


**Figure 7 Fx Interface Layout**

## 5.2 DC Characteristics

### 5.2.1 Absolute Maximum Rating

**Table 26 Absolute Maximum Rating**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Power Supply	$V_{CC}$	-0.3		3.63	V	
TX line driver	$V_{cca2}$			1.8	V	
PLL voltage	$V_{ccpll}$			1.8	V	
Digital core voltage	$V_{ccik}$			1.8	V	
Input Voltage	$V_{IN}$	-0.3		$V_{CC} + 0.3$	V	
Output Voltage	$V_{out}$	-0.3		$V_{cc} + 0.3$	V	
Storage Temperature	$T_{STG}$	-55		155	C	
Power Dissipation	$PD$			1.3W	W	
ESD Rating	$ESD$			2KV	V	

## 5.2.2 Recommended Operating Conditions

**Table 27 Recommended Operating Conditions**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Power Supply	$V_{CC}$	2.8	3.3	3.465	V	
TX line driver	$V_{CCA2}$	1.7	1.8	1.9	V	
PLL voltage	$V_{CCPLL}$	1.7	1.8	1.9	V	
Digital core voltage	$V_{CCIK}$	1.7	1.8	1.9	V	
Input Voltage	$V_{IN}$	0	-	$V_{CC}$	V	
Power consumption	$P_C$		1.3		W	
Junction Operating Temperature	$T_j$	0	25	115	C	

## 5.2.3 DC Electrical Characteristics for 3.3 V Operation

Under  $V_{CC}=3.0\text{ V}\sim 3.6\text{ V}$ ,  $T_j=0\text{ C}\sim 115\text{ C}$

**Table 28 DC Electrical Characteristics for 3.3 V Operation**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input Low Voltage	$V_{IL}$			$0.3 * V_{CC}$	V	CMOS
Input High Voltage	$V_{IH}$	$0.7 * V_{CC}$			V	CMOS
Output Low Voltage	$V_{OL}$			0.4	V	CMOS
Output High Voltage	$V_{OH}$	$0.7 * V_{CC}$			V	CMOS
Input Pull_up/down Resistance	$R_I$		100		K	$V_{IL}=0\text{ V}$ or $V_{IH} = V_{CC}$

Note: 100BaseT Full Duplex: 130mA (3.3 V) 500mA (1.8 V) => 1.329W


Note: 10BaseT Full Duplex: 50mA (3.3 V) 740mA (1.8 V) => 1.497W

Note: No Link: 30mA (3.3 V) 580mA (1.8 V) => 1.143W

## 5.3 AC Characteristics

### 5.3.1 Power On Reset


Describes what conditions are set when powered on


**Figure 8 Power On Reset**
**Table 29 Power On Reset**

Symbol	Parameter	Conditions	Min.	Typical	Max	Units
TRST	RST Low Period		100			Ms
TCONF	Start of Idle Pulse Width		100			Ns

### 5.3.2 EEPROM Interface Timing

Describes the EEPROM timing values


**Figure 9 EEPROM Interface Timing**
**Table 30 EEPROM Interface Timing**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
EESK Period	$t_{ESK}$		5120		ns	
EESK Low Period	$t_{ESKL}$	2550		2570	ns	
EESK High Period	$t_{ESKH}$	2550		2570	ns	




**Table 30 EEPROM Interface Timing (cont'd)**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
EEDI to EESK Rising Setup Time	$t_{ERDS}$	10			ns	
EEDI to EESK Rising Hold Time	$t_{ERDH}$	10			ns	
EESK Falling to EEDO Output Delay Time	$t_{EWDD}$			20	ns	

### 5.3.3 10Base-Tx MII Input Timing

10Base-Tx Input timing conditions


**Figure 10 10Base-Tx MII Input Timing**
**Table 31 10Base-Tx MII Input Timing**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
MII_RXCLK Period	$t_{CK}$		400		ns	
MII_RXCLK Low Period	$t_{CKL}$	180		220	ns	
MII_RXCLK High Period	$t_{CKH}$	180		220	ns	
MII_CRD, MII_RXDV and MII_RXD to MII_RXCLK rising setup	$t_{RXS}$	10			ns	
MII_CRD, MII_RXDV and MII_RXD to MII_RXCLK rising hold	$t_{RXH}$	10			ns	

### 5.3.4 10Base-TX MII Output Timing

10Base-TX MII Output timing conditions




Figure 11 10Base-TX MII Output Timing

Table 32 10Base-TX MII Output Timing

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
MII_TXCLK Period	$t_{CK}$		400		ns	
MII_TXCLK Low Period	$t_{CKL}$	180		220	ns	
MII_TXCLK High Period	$t_{CKH}$	180		220	ns	
MII_TXD, MII_TXEN to MII_TXCLK Rising Output Delay	$t_{TXOD}$	0		25	ns	

### 5.3.5 100Base-Tx MII Input Timing

100Base Tx MII Input timing conditions





Figure 12 100Base-TX MII Input Timing

**Table 33 100Base-TX MII Input Timing**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
MII_RXCLK Period	$t_{CK}$		40		ns	
MII_RXCLK Low Period	$t_{CKL}$	1.8		22	ns	
MII_RXCLK High Period	$t_{CKH}$	1.8		22	ns	
MII_CRD, MII_RXDV and MII_RXD to MII_RXCLK rising setup	$t_{RXS}$	10			ns	
MII_CRD, MII_RXDV and MII_RXD to MII_RXCLK rising hold	$t_{RXH}$	10			ns	

### 5.3.6 100Base-TX MII Output Timing

100Base-TX MII Output timing conditions


**Figure 13 100Base-TX MII Output Timing**
**Table 34 100Base-TX MII Output Timing**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
MII_TXCLK Period	$t_{CK}$		40		ns	
MII_TXCLK Low Period	$t_{CKL}$	1.8		22	ns	
MII_TXCLK High Period	$t_{CKH}$	1.8		22	ns	
MII_TXD, MII_TXEN to MII_TXCLK Rising Output Delay	$t_{TXOD}$	0		25	ns	

### 5.3.7 GPSI(7-wire) Input Timing

GPSI (7-wire) Input timing conditions




Figure 14 GPSI(7-wire) Input Timing

Table 35 GPSI (7-wire) Input Timing

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
GPSI_RXCLK Period	$t_{CK}$		100		ns	
GPSI_RXCLK Low Period	$t_{CKL}$	40		60	ns	
GPSI_RXCLK High Period	$t_{CKH}$	40		60	ns	
GPSI_RXD, GPSI_CRIS /COL to GPSI_RXCLK Rising Setup Time	$t_{TXS}$	10			ns	
GPSI_RXD, GPSI_CRIS/COL to GPSI_RXCLK Rising Hold Time	$t_{TXH}$	10			ns	

### 5.3.8 GPSI (7-wire) Output Timing

GPSI (7-wire) Output timing conditions




Figure 15 GPSI (7-wire) Output Timing

**Table 36 GPSI (7-wire) Output Timing**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
GPSI_TXCLK Period	<i>tCK</i>		100		ns	
GPSI_TXCLK Low Period	<i>tCKL</i>	40		60	ns	
GPSI_TXCLK High Period	<i>tCKH</i>	40		60	ns	
GPSI_TXCLK Rising to GPSI_TXEN/GPSI_TXD Output Delay	<i>tOD</i>	50		70	ns	

## 6 Packaging

This chapter describes the ADM6996L/LX's packaging.

### 6.1 128 Pin PQFP Outside Dimension

ADM6996L/LX packaging




Figure 16 128-pin LQFP Chip Package

## TerminologyTerminology

A

B

[www.infineon.com](http://www.infineon.com)

Published by Infineon Technologies AG



