

# Intel® I/O Controller Hub 9/82566/82567LM/82562V NVM Map and Information Guide

September 2008



INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining, critical control or safety systems, or in nuclear facility applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Intel Corporation may have patents or pending patent applications, trademarks, copyrights, or other intellectual property rights that relate to the presented subject matter. The furnishing of documents and other materials and information does not provide any license, express or implied, by estoppel or otherwise, to any such patents, trademarks, copyrights, or other intellectual property rights.

IMPORTANT - PLEASE READ BEFORE INSTALLING OR USING INTEL® PRE-RELEASE PRODUCTS

Please review the terms at <a href="http://www.intel.com/netcomms/prerelease\_terms.htm">http://www.intel.com/netcomms/prerelease\_terms.htm</a> carefully before using any Intel® pre-release product, including any evaluation, development or reference hardware and/or software product (collectively, "Pre-Release Product"). By using the Pre-Release Product, you indicate your acceptance of these terms, which constitute the agreement (the "Agreement") between you and Intel Corporation ("Intel"). In the event that you do not agree with any of these terms and conditions, do not use or install the Pre-Release Product and promptly return it unused to Intel.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. See <a href="http://www.intel.com/products/processor\_number">http://www.intel.com/products/processor\_number</a> for details.

This document contains information on products in the design phase of development. The information here is subject to change without notice. Do not finalize a design with this information.

The I/O Control Hub (ICH9) and 82566/82567LM/82562V LAN controllers may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Hyper-Threading Technology requires a computer system with an Intel<sup>®</sup> Pentium<sup>®</sup> 4 processor supporting HT Technology and a HT Technology enabled chipset, BIOS and operating system. Performance will vary depending on the specific hardware and software you use. See <a href="http://www.intel.com/products/ht/Hyperthreading\_more.htm">http://www.intel.com/products/ht/Hyperthreading\_more.htm</a> for additional information.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 5937 Denver, CO 80217-9808

or call in North America 1-800-548-4725, Europe 44-0-1793-431-155, France 44-0-1793-421-777, Germany 44-0-1793-421-333, other Countries 708-296-9333.

Intel and Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

\*Other names and brands may be claimed as the property of others.

Copyright © 2008, Intel Corporation. All Rights Reserved.



# Contents

1.0	Non-	Volatile Memory (NVM)5					
	1.1		uction				
	1.2	NVM Pr	ogramming Procedure Overview	5			
	1.3	<b>EEUPD</b>	ATE Utility	7			
		1.3.1	Command Line Parameters	7			
	1.4	LAN N\	/M Format and Contents	8			
		1.4.1	Ethernet Individual Address (Words 00h - 02h)	9			
		1.4.2	Reserved (Word 03h)				
		1.4.3	Reserved (Word 04h)	. 10			
		1.4.4	Reserved (Word 05h)				
		1.4.5	Reserved (Word 06h)	. 10			
		1.4.6	Reserved (Word 07h)				
		1.4.7	PBA Low, PBA High (Words 08h and 09h)				
		1.4.8	PCI Initialization Control (Word 0Ah)				
		1.4.9	Subsystem ID (Word 0Bh)				
		1.4.10	Subsystem Vendor ID (Word 0Ch)	. 12			
			Device ID (Word 0Dh)				
			Vendor ID (Word 0Eh)				
			Device Rev ID (Word 0Fh)				
			LAN Power Consumption (Word 10h)				
			Shared Initialization Control (Word 13h)				
			Extended Configuration Word 1 (Word 14h)				
			Extended Configuration Word 2 (Word 15h)				
			Extended Configuration Word 3 (Word 16h)				
			LED 1 Configuration and Power Management (Word 17h)				
			LED 0 and 2 Configuration Defaults (Word 18h)				
			Reserved Word 19h				
			Reserved Word 1Ah				
			Reserved Word 1Bh				
			Reserved Word 1Ch				
			Reserved Word 1Dh				
			Reserved Word 1Eh				
			Reserved Word 1Fh				
			Reserved Word 20h				
			82566DC Device ID (Word 21h)				
			82566DM Device ID (Word 22h)				
			PXE Words (Words 30h - 3Eh)				
		1.4.32	Checksum (Word 3Fh)	. 24			
Α	ICH9	NVM C	ontents and Sample Images	. 25			
-	A.1		DC/DM NVM Image with ICH9				
	A.2		_M NVM Image with ICH9				
	Λ.2		/ NVM Image with ICH9				



# **Revision History**

Rev	Rev Date	Description		
2.1	Sept 2008	Updated Boot Agent bit descriptions (removed all references to RPL).		
2.01	Mar 2008	Initial public release.		
1.2	Oct 2007	Removed section 1.5.		
1.1	Apr 2007	<ul> <li>Updated step 6 in section 1.2.</li> <li>Updated bit descriptions in Table 8.</li> <li>Updated bit descriptions in section 1.4.21.</li> </ul>		
1.0	Apr 2007	itial release (Intel Confidential)		

<sup>1.</sup> The revision designation conventions have changed. Revision 2.0 is now the revision associated with product announcement; previously the value was 1.0. Note that there have been no interim releases between 1.2 and 2.0.



## 1.0 Non-Volatile Memory (NVM)

#### 1.1 Introduction

The document is intended for designs using a 10/100/1000 Mb/s Media Access Controller (MAC) that is integrated into an Intel<sup>®</sup> I/O Control Hub 9 (ICH9) device in conjunction with an 82566/82567LM/82562V Physical Layer Transceiver (PHY).

The NVM space is used for hardware and software configuration. It is also read by software to determine and configure specific design features.

Unless otherwise specified, all numbers in this document use the following numbering convention:

- Numbers that do not have a suffix are decimal (base 10).
- Numbers with a suffix of "h" are hexadecimal (base 16).
- Numbers with a suffix of "b" are binary (base 2).

## 1.2 NVM Programming Procedure Overview

The LAN NVM shares space on an SPI Flash device (or devices) along with the BIOS, Manageability Firmware, and a Flash Descriptor Region. It is programmed through the ICH9. This combined image is shown in Figure 1. The Flash Descriptor Region is used to define vendor specific information and the location, allocated space, and read and write permissions for each region. The Manageability (ME) Region contains the code and configuration data for ME functions such as Intel<sup>®</sup> Active Management Technology, ASF, and Advanced Fan Speed Control. The system BIOS is contained in the BIOS Region. The ME Region and BIOS Region are beyond the scope of this document and a more detailed explanation of these areas can be found in the Intel<sup>®</sup> I/O Controller Hub 9 (ICH9) Family External Design Specification (ICH9 EDS). This document describes the LAN image contained in the Gigabit Ethernet (GbE) region. Fast Ethernet (82562V) images are also described.






Figure 1. LAN NVM Regions

To access the NVM, it is essential to correctly setup the following:

- 1. A valid Flash Descriptor Region must be present. Details for the Flash Descriptor Region are contained in the ICH9 EDS. The FTOOL.exe utility provides the easiest method of configuring this descriptor region. This process is described in detail in the Intel® Active Management Technology OEM Bring-Up Guide.

  FTOOL.exe and the Intel® Active Management Technology OEM Bring-Up Guide can be obtained as part of the Intel Active Client Manager kit on ARMS (https://platformsw.intel.com/) or by contacting your local Intel representative.
- 2. The GbE region must be part of the original image flashed onto the part.
- 3. For Intel LAN tools and drivers to work correctly, the BIOS must set the VSCC registers correctly.
  - There are two sets of VSCC registers, the upper (UVSCC) and lower (LVSCC). Note that the LVSCC register is only used if the NVM attributes change. For example, the use of a second flash component, a change in erase size between segments, etc. Due to the architecture of the ICH9, if these registers are not set correctly, the LAN tools might not report an error message even though the NVM contents remain unchanged. Refer to the ICH9 EDS for more information.
- 4. The GbE region of the NVM must be accessible. To keep this region accessible, the Protected Range register of the GbE LAN Memory Mapped Configuration registers must be set to their default value of 0000 0000h. (The GbE Protected Range registers are described in the ICH9 EDS).
- 5. If you are using the **82566 or 82567LM**, the ICH9 soft strap for the GLCI interface must be set correctly. Bit 19 of STRPO must be set to 1b (as described in the ICH9 EDS). For the **82562V**, this bit can be set to 0b, since it does not use the GLCI bus.



6. The sector size of the NVM must equal 256 bytes, 4 KB, or 64 KB. When a Flash device that uses a 64 KB sector erase is used, the GbE region size must equal 128 KB. If the Flash part uses a 4 KB or 256-byte sector erase, then the GbE region size must be set to 8 KB.

The NVM image contains both static and dynamic data. The static data is the basic platform configuration, and includes OEM specific configuration bits as well as the unique Printed Circuit Board Assembly (PBA). The dynamic data holds the product's Ethernet Individual Address (IA) and Checksum. This file can be created in a simple text editor and follows the format shown in Appendix A, which provides examples of GbE Region NVM maps for ICH9-based designs. Fast Ethernet (82562V) images are also provided.

## 1.3 **EEUPDATE Utility**

Intel has created an EEUPDATE utility that can be used to update the GbE region images during in-circuit programming. The tool uses two basic data files outlined in the following section (static data file and IA address file). The EEUPDATE utility is flexible and can be used to update the entire GbE region image or only the IA address of the LAN controller. In addition, it also corrects the GbE component checksum field after the region is modified (FTOOL does not have this ability). For more information on how to use EEUPDATE, refer to the eeupdate.txt file that is included with the EEUPDATE utility.

To obtain a copy of this program, contact your Intel representative.

#### 1.3.1 Command Line Parameters

The DOS command format is as follows:

```
EEUPDATE Parameter_1 Parameter_2
```

where:

 $Parameter_1 = /D \text{ or } /A$ 

/D is used to update the entire GbE region image.

/A is used to update just the Ethernet Individual Address.

Parameter\_2 = filename

In Example 1, Parameter\_2 is file1.eep, which contains the complete NVM image in a specific format used to update the complete GbE region. All comments in the .eep file must be preceded by a semicolon (;).

#### Example 1. EEUPDATE /D file1.eep

In Example 1, Parameter 2 is file2.dat, which contains a list of IA addresses. The EEUPDATE utility finds the first unused address from this file and uses it to update the NVM. An address is marked used if it is followed by a date stamp. When the utility uses a specific address, a log file called eelog.dat is updated with that address. This updated file should be used as the .dat file for the next update.

Appendix A provides examples of the raw GbE region contents. Fast Ethernet (82562V) images are also provided.



## 1.4 LAN NVM Format and Contents

Table 1 lists the NVM maps for the LAN region. Each word listed is described in detail in the following sections.

## Table 1. LAN NVM Address Map

LAN Word Offset	NVM Byte Offset	HIgh Byte (Bits 15:8)	Low Byte (Bits 7:0)	Used By	I mage Value		
00h	00	Ethernet Individual Address Byte 2	Ethernet Individual Address Byte 1	HW- Shared	IA (2,1)		
01h	02	Ethernet Individual Address Byte 4	Ethernet Individual Address Byte 3	HW- Shared	IA (4,3)		
02h	04	Ethernet Individual Address Byte 6	Ethernet Individual Address Byte 5	HW- Shared	IA (6,5)		
03h	06	Rese	rved	SW	0800h		
04h	08	Rese	rved	SW	FFFFh		
05h	OA	Rese	rved	SW			
06h	0Ch	Rese	erved	SW	FFFFh		
07h	0Eh	Rese	rved	SW	FFFFh		
08h	10h	PBA	Low	SW			
09h	12h	PBA	High	SW			
0Ah	14h	PCI Initializatio	n Control Word	HW-PCI			
0Bh	16h	Subsys	tem ID	HW-PCI			
0Ch	18h	Subsystem	Subsystem Vendor ID				
0Dh	1Ah	Devid	HW-PCI				
0Eh	1Ch	Vend	HW-PCI				
0Fh	1Eh	Device	HW-PCI				
10h	20h	LAN Power C	HW-PCI				
11h	22h	Rese					
12h	24h	Rese					
13h	26h	Shared Initializat	HW- Shared				
14h	28h	Extended Confi	HW- Shared				
15h	2Ah	Extended Config	HW- Shared				
16h	2Ch	Extended Config	HW- Shared				
17h	2Eh	LEDO	HW- Shared				
18h	30h	LEDC	HW- Shared				
19h	32h	Rese	erved	HW- Shared	1F80h		
1Ah	34h	Rese	erved	HW- Shared	0001h		



LAN Word Offset	NVM Byte Offset	HIgh Byte (Bits 15:8)	Low Byte (Bits 7:0)	Used By	I mage Value
1Bh	36h	Rese	rved		
1Ch	38h	Rese	rved		
1Dh	3Ah	Rese	rved		
1Eh	3Ch	Rese	rved		
1Fh	3Eh	Rese			
20h	40h	Rese			
21h	42h	82566DC		294Ch	
22h	44h	82566DM		10BDh	
23h to 2Fh	46h to 5Eh	Rese			
30h to 3Eh	60h to 7Dh	PXE Softwa	PXE		
3Fh	7Eh to 7Fh	Software Checksum (b	ytes 00h through 7Dh)	SW	

#### Notes:

- 1. SW = Software: This is access from the network configuration tools and drivers.
- 2. PXE = PXE Boot Agent: This is access from the PXE Option ROM code in BIOS.
- 3. HW-Shared = Hardware Shared: This is read on when the Shared Configuration is reset.
- 4. HW-PCI = Hardware PCI: This is read when the PCI Configuration is reset.

## 1.4.1 Ethernet Individual Address (Words 00h - 02h)

The Ethernet Individual Address (IA) is a six-byte field that must be unique for each adapter card or LOM and unique for each copy of the NVM image. The first three bytes are vendor specific. (For example, these bytes equal 00 AA 00 or 00 A0 C9 for Intel products.) The last three bytes must be unique for each copy of the NVM. OEM versions of the product might be required to have non-Intel ID's in the first three byte positions. The value from this field is loaded into the Receive Address Register 0 (RALO/RAHO). The Intel default is listed in Table 2.

#### Table 2. Ethernet Individual Address (Words 00h - 02h)

			Ind	ividual A	ddress I	Byte	
		Wor	d 00	Wor	d 01	Wor	d 02
Manufacturer	MAC Address	Byte 2	Byte 1	Byte 4	Byte 3	Byte 6	Byte 5
Intel (original)	00AA00XXYYZZh	AAh	00h	XXh	00h	ZZh	YYh
Intel (new)	00A0C9XXYYZZh	A0h	00h	XXh	C9h	ZZh	YYh

Note: The Ethernet IA is byte swapped, as listed in Table 2.

The IA bytes read from the NVM are used by the ICH9 until an IA Setup command is issued by software. The IA defined by the IA Setup command overrides the IA read from the NVM.



## 1.4.2 Reserved (Word 03h)

## Table 3. Reserved (Word 03h)

Bit	Name	Default	Description
15:12	Reserved	0000b	These bits are reserved and should be set to 0000b.
11	IBA LOM	1b	Must be set to 1b for Intel Boot Agent (IBA) to function correctly.
10:0	Reserved	0h	These bits are reserved and should be set to 0h.

## 1.4.3 Reserved (Word 04h)

#### Table 4. Reserved (Word 04h)

Bit	Name	Default	Description
15:0	Reserved	FFFFh	These bits are reserved and should be set to FFFFh.

## 1.4.4 Reserved (Word 05h)

This is a reserved word and cannot be changed.

## 1.4.5 Reserved (Word 06h)

## Table 5. Reserved (Words 06h and 07h)

Bit	Name	Default	Description
15:0	Reserved	FFFFh	This field is reserved and should be set to FFFFh.

## 1.4.6 Reserved (Word 07h)

## Table 6. Reserved (Word 07h)

Bit	Name	Default	Description
15:0	Reserved	FFFFh	This field is reserved and should be set to FFFFh.



## 1.4.7 PBA Low, PBA High (Words 08h and 09h)

The nine digit printed board assembly (PBA) number used for Intel manufactured adapter cards are stored in a four-byte field. The dash and the first digit of the three-digit suffix are not stored.

#### **1.4.7.1 PBA Example**

If the PBA Number is "123456-003"

then word 08h = 1234h and word 09h = 5603h.

Through the course of hardware changes, the suffix field (byte 4) is incremented. The purpose of this information is to enable customer support (or any user) to identify the exact revision level of a product. The software device driver should not rely on this field to identify the product or its capabilities.

## 1.4.8 PCI Initialization Control (Word 0Ah)

This word contains initialization values that:

- · Set defaults for some internal registers.
- · Enable/disable specific features.
- Determine which PCI configuration space values are loaded from the NVM.

## Table 7. Initialization Control Word (Word 0Ah)

Bit	Name	Default	Description
15:12	Reserved	0001b	These bits are reserved and should be set to 0001b.
11:8	Reserved	0000b	These bits are reserved and should be set to 0000b.
7	AUX PWR	1b	Auxiliary Power Indication If set and if PM Ena is set, D3cold wake-up is advertised in the PMC register of the PCI function.  Ob = No AUX power.  1b = AUX power.
6	PM Enable	1b	Power Management Enable (PME-WoL) Enables asserting PME in the PCI function at any power state. This bit affects the advertised PME_Support indication in the PMC register of the PCI function.  0b = Disable.  1b = Enable.
5:2	Reserved	0000b	This bit is reserved and should be set to 0000b.
1	Load Subsystem IDs	1b	Load Subsystem IDs from NVM When set to 1b, indicates that the device is to load its PCI Subsystem ID and Subsystem Vendor ID from the NVM (words 0Bh and 0Ch).  0b = Do not load. 1b = Load.
0	Load Vendor/ Device IDs	1b	Load Vendor/Device IDs from NVM When set to 0b, the ICH9 loads its PCI Vendor and Device IDs built into the MAC. When set to 1b, the ICH9 loads its PCI Vendor ID from NVM word 0Eh and the Device ID from NVM word 0Dh. 0b = Do not load. 1b = Load.



## 1.4.9 Subsystem ID (Word 0Bh)

If Load Subsystem IDs bit of word 0Ah is set to 1b, this word is read in to initialize the Subsystem ID. The Subsystem ID default value is 0000h.

## 1.4.10 Subsystem Vendor ID (Word 0Ch)

If Load Subsystem IDs bit of word 0Ah is set to 1b, this word is read in to initialize the Subsystem Vendor ID. The Subsystem Vendor ID default value is 8086h.

## 1.4.11 Device ID (Word 0Dh)

If the Load Vendor/Device IDs bit in word 0Ah is set to 1b, this word is read to initialize the Device ID of the LAN function (82562V only). The 82566 uses words 21h or 22h.

Table 8. Device IDs for Intel® Platform LAN Connects

Device ID	Adapter
10BDh	Intel® 82566DM Gigabit Ethernet Controller
294Ch	Intel® 82566DC Gigabit Ethernet Controller
10E5h	Intel® 82567LM Gigabit Ethernet Controller
10C0h	Intel® 82562V 10/100 Mb/s Platform LAN Connect Device

## 1.4.12 Vendor ID (Word 0Eh)

If the Load Vendor/Device IDs bit in word 0Ah is set to 1b, this word is read to initialize the Vendor ID. The default Vendor ID value is 8086h.

#### 1.4.13 Device Rev ID (Word 0Fh)

#### Table 9. Device Rev ID (Word 0Fh)

Bit	Name	Default	Description
15:0	Reserved	00h	Reserved.



## 1.4.14 LAN Power Consumption (Word 10h)

This word is only relevant when power management is enabled.

## Table 10. LAN Power Consumption (Word 10h)

Bit	Name	Default	Description
15:8	LAN DO Power	0Dh for <b>82566/ 82567LM</b> 04h for <b>82562V</b>	The value in this field is reflected in the PCI Power Management Data Register of the LAN function for D0 power consumption and dissipation (Data_Select = 0 or 4). Power is defined in 100 mW units and includes the external logic required for the LAN function.
7:5	Reserved	000b	These bits are reserved and should be set to 000b.
4:0	LAN D3 Power	00001b for <b>82566/ 82567LM</b> 00010b for <b>82562V</b>	The value in this field is reflected in the PCI Power Management Data Register of the LAN function for D3 power consumption and dissipation (Data_Select = 3 or 7). Power is defined in 100 mW units and includes the external logic required for the LAN function. The most significant bits in the Data Register that reflects the power values are padded with zeros.

## 1.4.15 Shared Initialization Control (Word 13h)

This word controls general initialization values.

## Table 11. Shared Initialization Control (Word 13h)

Bit	Name	Default	Description
15:14	SIGN	10b	This is a 2-bit field indicating whether a valid NVM is present to the MAC. If this field does not equal 10b, the MAC does not read the NVM data and uses default values for device configuration.  00b = Invalid NVM.  01b = Invalid NVM.  10b = Valid NVM present.  11b = Invalid NVM.
13:12	Reserved	00b	These bits are reserved and should be set to 00b.
11	Ext Pwr Polarity	Ob	LANPHYPC External Power Polarity When set to 0b, defines an active high-power enable signal. When set to 1b, defines an active low power enable signal.  0b = LAN PHY Power Control is active high. 1b = LAN PHY Power Control is active low.  Note: This bit is loaded to the EXTPPOL bit in the CTRL_EXT register.
10	Reserved	1b	Reserved. Always set to 1b.
9	PHY PD Enable	1b	PHY Power Down in D3/Dr (if WoL is disabled)  0b = Disable power down in non D0.  1b = Enable power down in non D0.  This bit is loaded to the PHY Power Down Enable bit in the CTRL_EXT register.
8	Reserved	Ob	This bit is reserved and should be set to 0b.
7:6	PHYT	00b	This field indicates the PHY device type.  00b = 82566/82567LM PHY - GLCI mode  01b = Reserved  10b = 82562V PHY - PCIe mode, LCI mode  11b = Reserved  This field is reflected in the PHYTYPE field in the Status register.



## Table 11. Shared Initialization Control (Word 13h)

Bit	Name	Default	Description
5	Reserved	0b	Reserved
4	FRCSPD	Ob	Force Speed Enable Default setting for the Force Speed bit in the Device Control register (CTRL[11]).  0b = Normal operation. 1b = Use ICH9 speed.
3	FD	Ob	Force Duplex Default setting for duplex setting. Mapped to CTRL[0]. 0b = Normal operation. 1b = Use ICH9 setting.
2	CLK_CNT_1_16	1b	This bit is loaded to the CTRL_EXT.EnaKumCK16 bit and enables the reduction of the internal JCLK to one-sixteenth of the external NJCLK at the GLCI interface in Gigabit Ethernet mode.  Ob = Reduction is disabled.  1b = Reduction is enabled.
1	CLK_CNT_1_4	Ob	This bit enables the automatic reduction of DMA frequency. It is mapped to STATUS[31].  Ob = Automatic reduction disabled.  1b = Automatic reduction enabled.
0	Dynamic Clock Gating	1b	Dynamic Clock Gating When set, enables dynamic clock gating of the DMA and MAC units. This bit is loaded to the <i>DynCK</i> bit in the CTRL_EXT register.  0b = Disable. 1b = Enable.

## 1.4.16 Extended Configuration Word 1 (Word 14h)

## Table 12. Extended Configuration Word 1 (Word 14h)

Bit	Name	Default	Description
15	Reserved	0b	This bit is reserved and must be set to 0b.
14	Reserved	0b	Reserved
13	PHY Write Enable	1b	This bit loads the extended PHY configuration area in the MAC. It is loaded to the EXTCNF_CTRL register.  0b = Disable.  1b = Enabled For the 82562V, set this bit to 0b.
12	OEM Write Enable	1b	When set, enables auto load of the OEM bits from the PHY_CTRL register to the <b>82566/82567LM</b> . It is loaded to the EXTCNF_CTRL register.  0b = Disable.  1b = Enable.  For the <b>82562V</b> , set this bit to 0b.
11:0	Extended Configuration Pointer	20h	This field defines the base address (in Dwords) of the extended configuration area in the NVM. It should equal a non-zero value.



## 1.4.17 Extended Configuration Word 2 (Word 15h)

#### Table 13. Extended Configuration Word 2 (Word 15h)

Bit	Name	Default	Description
15:8	Extended PHY Length	00h 00111011 <sup>1</sup>	This field identifies the size (in Dwords) of the extended PHY configuration area.  For the <b>82566</b> PHY, if the extended PHY configuration area is disabled, the length must be set to 00h.
7:0	Reserved	00h	These bits are reserved and should be set to 00h.

<sup>1. 82566</sup> only.

## 1.4.18 Extended Configuration Word 3 (Word 16h)

#### Table 14. Extended Configuration Word 3 (Word 16h)

Bit	Name	Default	Description
15:0	Reserved	00h	These bits are reserved and should be set to 00h.

## 1.4.19 LED 1 Configuration and Power Management (Word 17h)

This field specifies the default values for the LEDCTL register fields controlling the LED1 (LINK\_1000) output behaviors and the OEM fields defining the PHY power management parameters loaded to the PHY\_CTRL register.

#### Table 15. LED 1 Configuration and Power Management (Word 17h)

Bit	Name	Default	Description
15	B2B Enable	1b 0b <sup>1</sup>	This bit enables Smart Power Down in back-to-back link setup.  0b = B2B disabled.  1b = B2B enabled.
14	GbE Disable	Ob	When this bit is set, GbE operation is disabled in all power states (including D0a).  0b = GbE enabled.  1b = GbE disabled.
13:12	Reserved	00b	These bits are reserved and should be set to 000b.
11	GbE Disable in non- D0a	1b 0b <sup>1</sup>	This bit disables GbE operation in non-D0a states. This bit must be set since GbE is not supported in Sx mode by the platform.  Ob = GbE enabled.  1b = GbE disabled.
10	LPLU Enable in non- D0a	1b 0b <sup>1</sup>	The Low Power Link Up enables link at the lowest speed supported by both link partners in non-D0a states. This bit must be set if LPLU Enable bit is set.  Ob = Low Power Link Up is disabled.  1b = Low Power Link Up is enabled in all non-D0a states.
9	LPLU Enable	Ob	The Low Power Link Up enables link at the lowest speed supported by both link partners in all power states. This bit enables a decrease in link speed in all power states.  Ob = Low Power Link Up is disabled.  1b = Low Power Link Up is enabled in all power states.
8	SPD Enable	1b 0b <sup>1</sup>	0b = PHY Smart Power Down mode is disabled. 1b = PHY Smart Power Down mode is enabled.



Table 15. LED 1 Configuration and Power Management (Word 17h)

Bit	Name	Default	Description
7	LED1 Blink	Ob	This bit indicates the initial value of the LED1_BLINK field.  0b = LED1 is non-blinking (recommended).  1b = LED1 is blinking.
6	LED1 Invert	Ob	This bit indicates the initial value of the LED1_IVRT field.  0b = LED1 has an active low output.  1b = LED1 has an active high output.
5	LED1 Blink Mode	Ob	This bit defines the LED1 blink mode:  0b = Slow rate.  1b = Fast rate.  This field should be identical to LED0 Blink Mode.
4	Activity Mode Source	Ob	Activity Mode Source (all LEDs) when operating with the <b>82562V</b> . When set to 0b, the activity LED is activated by the PHY. When set to 1b, the activity LED is driven by Tx activity or Rx traffic that match any of the ICH9's MAC addresses. Ob = PHY indication.  1b = Filter indication.
3:0	LED1 Mode	0111b	These bits represent the initial value of the LED1_MODE field, which specifies the event, state, or pattern displayed on LED1 (LINK_1000) output. Table 16 defines the values for LED1 Mode. A value of 0111b indicates that a 1000 Mb/s link is established and maintained.

<sup>1.</sup> **82562V** only.

The following table lists the LED modes defined in bits 3:0 of this word.

## Table 16. LED Modes

Mode (Bits 3:0)	Selected Mode	Source Indication
0000b	LINK_10/1000	Asserted when either 10 Mb/s or 1000 Mb/s link is established and maintained.
0001b	LINK_100/1000	Asserted when either 100 Mb/s or 1000 Mb/s link is established and maintained.
0010b	LINK-UP	Asserted when any speed link is established and maintained.
0011b	FILTER_ACTIVITY	Asserted when link is established and packets are being transmitted or received that passed MAC filtering.
0100b	LINK/ACTIVITY	Asserted when link is established and when there is no transmit or receive activity.
0101b	LINK_10	Asserted when a 10 Mb/s link is established and maintained.
0110b	LINK_100	Asserted when a 100 Mb/s link is established and maintained.
0111b	LINK_1000	Asserted when a 1000 Mb/s link is established and maintained.
1000b	Reserved	Reserved.
1001b	FULL_DUPLEX	Asserted when the link is configured for full duplex operation.
1010b	COLLISION	Asserted when a collision is observed.
1011b	ACTIVITY	Asserted when link is established and packets are being transmitted or received.
1100b	BUS_SIZE	Asserted when the MAC detects a 1-lane PCIe* connection.
1101b	PAUSED	Asserted when the MAC transmitter is flow controlled.
1110b	LED_ON	Always asserted.
1111b	LED_OFF	Always de-asserted.



## 1.4.20 LED 0 and 2 Configuration Defaults (Word 18h)

This NVM word specifies the hardware defaults for the LEDCTL register fields controlling the LED0 (LINK/ACTIVITY) and LED2 (LINK\_100) output behaviors.

## Table 17. LED 0 and 2 Configuration Defaults (Word 18h)

Bit	Name	Default	Description
15	LED2 Blink	Ob	This bit indicates the initial value of the LED2_BLINK field.  0b = LED2 is non-blinking.  1b = LED2 is blinking.
14	LED2 Invert	Ob	This bit indicates the initial value of the LED2_IVRT field.  0b = LED2 has an active low output.  1b = LED2 has an active high output.
13	LED2 Blink Mode	0b	This bit defines the LED2 blink mode:  0b = Slow rate.  1b = Fast rate.
12	Reserved	0b	This bit is reserved and should be set to 0b.
11:8	LED2 Mode	0110b	These bits represent the initial value of the LED2_MODE field, which specifies the event, state, or pattern displayed on LED2 (LINK_100) output. A value of 0110b causes this to indicate 100 Mb/s operation.
7	LED0 Blink	1b	This bit indicates the initial value of the LEDO_BLINK field.  0b = LEDO is non-blinking (recommended).  1b = LEDO is blinking.
6	LED0 Invert	Ob	This bit indicates the initial value of the LEDO_IVRT field.  0b = LEDO has an active low output.  1b = LEDO has an active high output.
5	LEDO Blink Mode	Ob	This bit define the LEDO blink mode:  0b = Slow rate.  1b = Fast rate.
4	Reserved	0b	This bit is reserved and should be set to 0b.
3:0	LED0 Mode	0100b	These bits represent the initial value of the LEDO_MODE field, which specifies the event, state, or pattern displayed on LEDO (LINK_UP/Activity) output. Table 16 defines the values for LEDO Mode.

Table 16, "LED Modes" lists the LED modes defined in bits 3:0 of this word.



## 1.4.21 Reserved Word 19h

This field is loaded to bits 15:0 of the FEXTNVM register.

Bit	Name	Default	Description
15:0	Reserved	2B00h 0B00 <sup>1</sup>	See FEXTNVM register definition for the breakdown of the bits.

<sup>1.</sup> **82567LM** only.

## 1.4.22 Reserved Word 1Ah

This word is loaded to bits 31:16 of the FEXTNVM register.

Bit	Name	Default	Description
15:7	Reserved	00h	Reserved
6	Reserved	1b	Reserved
5:2	Reserved	00h	Reserved
1	Reserved	1b	Reserved
0	APM Enable	1b	APM Enable Initial value of Advanced Power Management Wake Up Enable in the Wake Up Control (WUC.APME) register. Also mapped to CTRL[6]. When the APM Enable bit is set, both the PHY and MAC should be initialized to a functional state following power up. This bit is loaded also to the FEXTNVM register (bit 16); however, the bit in the FEXTNVM does not impact device functionality.  1b = Advanced power management enabled.  0b = Advanced power management disabled.

## 1.4.23 Reserved Word 1Bh

Bit	Name	Default	Description
15:0	Reserved	00h	These bits are reserved and should be set to 00h.

## 1.4.24 Reserved Word 1Ch

Bit	Name	Default	Description
15:0	Reserved	BAADh 10F5h <sup>1</sup>	These bits are reserved and should be set to BAADh for the <b>82566</b> and <b>82562V</b> .

<sup>1.</sup> These bits are reserved and should be set to 10F5h for the **82567LM**.



## 1.4.25 Reserved Word 1Dh

Bit	Name	Default	Description
15:0	Reserved	BAADh	These bits are reserved and should be set to BAADh.

## 1.4.26 Reserved Word 1Eh

Bit	Name	Default	Description
15:0	Reserved	10BEh 10F5h <sup>1</sup>	These bits are reserved and should be set to 10BEh for the <b>82566</b> and <b>82562V</b> .

<sup>1.</sup> These bits are reserved and should be set to 10F5h for the **82567LM**.

## 1.4.27 Reserved Word 1Fh

Bit	Name	Default	Description
15:0	Reserved	10BFh	These bits are reserved and should be set to 10BFh.

## 1.4.28 Reserved Word 20h

Bit	Name	Default	Description
15:0	Reserved	BAADh	These bits are reserved and should be set to BAADh.

## 1.4.29 82566DC Device ID (Word 21h)

Bit	Name	Default	Description
15:0	82566DC DeviceID	294Ch	82566 Desktop Corporate DeviceID Device ID on PCI configuration space when the PHY is the 82566DC. Note: This is a reserved word for the 82567LM and 82562V.

## 1.4.30 82566DM Device ID (Word 22h)

Bit	Name	Default	Description
15:0	82566DM DeviceID	10BDh	82566 Desktop Consumer DeviceID Device ID on PCI configuration space when the PHY is the 82566DM. Note: This is a reserved word for the 82567LM and 82562V.



## 1.4.31 PXE Words (Words 30h - 3Eh)

Words 30h through 3Eh (bytes 60h through 7Dh) have been reserved for configuration and version values to be used by PXE code.

## 1.4.31.1 Boot Agent Main Setup Options (Word 30h)

The boot agent software configuration is controlled by the NVM with the main setup options stored in word 30h. These options are those that can be changed by using the Control-S setup menu or by using the IBA Intel Boot Agent utility. Note that these settings only apply to Boot Agent software.

#### Table 18. Boot Agent Main Setup Options

Bit	Name	Description
15	PPB	PXE Presence. Setting this bit to 0b Indicates that the image in the Flash contains a PXE image. Setting this bit to 1b indicates that no PXE image is contained. The default for this bit is 0b for backwards compatibility with existing systems already in the field. If this bit is set to 0b, EEPROM word 32h (PXE Version) is valid. When EPB is set to 1b and this bit is set to 0b, indicates that both images are present in the Flash.
14	ЕРВ	EFI Presence.  Setting this bit to 1b Indicates that the image in the Flash contains an EFI image.  Setting this bit to 0b indicates that no EFI image is contained.  The default for this bit is 0b for backwards compatibility with existing systems already in the field.  If this bit is set to 1b, EEPROM word 33h (EFI Version) is valid. When PPB is set to 0b and this bit is set to 1b, indicates that both images (PXE and EFI) are present in the Flash.
13	Reserved	Reserved for future use. This bit must be set to 0b.
12	FDP	Force Full Duplex.  Set this bit to 0b for half duplex and 1b for full duplex.  Note that this bit is a don't care unless bits 10 and 11 are set.
11:10	FSP	Force Speed. These bits determine speed.  01b = 10 Mb/s  10b = 100 Mb/s  11b = Not allowed.  All zeros indicate auto-negotiate (the current bit state).  Note that bit 12 is a don't care unless these bits are set.
9	Reserved	Reserved Set this bit to 0b.
8	DSM	Display Setup Message.  If this bit is set to 1b, the "Press Control-S" message appears after the title message.  The default for this bit is 1b.



Bit	Name	Description
7:6	PT	Prompt Time. These bits control how long the "Press Control-S" setup prompt message appears, if enabled by DIM.  00b = 2 seconds (default)  01b = 3 seconds  10b = 5 seconds  11b = 0 seconds  Note that the Ctrl-S message does not appear if 0 seconds prompt time is selected.
5	Reserved	Reserved
4:3	DBS	Default Boot Selection. These bits select which device is the default boot device. These bits are only used if the agent detects that the BIOS does not support boot order selection or if the MODE field of word 31h is set to MODE_LEGACY.  ODb = Network boot, then local boot O1b = Local boot, then network boot 10b = Network boot only 11b = Local boot only
2	Reserved	Reserved
1:0	PS	Protocol Select. These bits select the boot protocol.  00b = PXE (default value).  01b = Reserved.  Other values are undefined.

## 1.4.31.2 Boot Agent Configuration Customization Options (Word 31h)

Word 31h contains settings that can be programmed by an OEM or network administrator to customize the operation of the software. These settings cannot be changed from within the Control-S setup menu or the IBA Intel Boot Agent utility. The lower byte contains settings that would typically be configured by a network administrator using the Intel Boot Agent utility; these settings generally control which setup menu options are changeable. The upper byte are generally settings that would be used by an OEM to control the operation of the agent in a LOM environment, although there is nothing in the agent to prevent their use on a NIC implementation.



## Table 19. Boot Agent Configuration Customization Options (Word 31h)

Bit	Name	Description
15:14	SIG	Signature. These bits must be set to 01b to indicate that this word has been programmed by the agent or other configuration software.
13:11	Reserved	Reserved for future use. All bits must be set to 0b.
10:8	MODE	Selects the agent's boot order setup mode. This field changes the agent's default behavior in order to make it compatible with systems that do not completely support the BBS and PnP Expansion ROM standards. Valid values and their meanings are:  000b = Normal behavior. The agent attempts to detect BBS and PnP Expansion ROM support as it normally does.  001b = Force Legacy mode. The agent does not attempt to detect BBS or PnP Expansion ROM supports in the BIOS and assumes the BIOS is not compliant. The BIOS boot order can be changed in the Setup Menu.  010b = Force BBS mode. The agent assumes the BIOS is BBS-compliant, even though it may not be detected as such by the agent's detection code. The BIOS boot order CANNOT be changed in the Setup Menu.  011b = Force PnP Int18 mode. The agent assumes the BIOS allows boot order setup for PnP Expansion ROMs and hooks interrupt 18h (to inform the BIOS that the agent is a bootable device) in addition to registering as a BBS IPL device. The BIOS boot order CANNOT be changed in the Setup Menu.  100b = Force PnP Int19 mode. The agent assumes the BIOS allows boot order setup for PnP Expansion ROMs and hooks interrupt 19h (to inform the BIOS that the agent is a bootable device) in addition to registering as a BBS IPL device. The BIOS boot order CANNOT be changed in the Setup Menu.  100b = Force PnP Int19 mode. The agent assumes the BIOS allows boot order setup for PnP Expansion ROMs and hooks interrupt 19h (to inform the BIOS that the agent is a bootable device) in addition to registering as a BBS IPL device. The BIOS boot order CANNOT be changed in the Setup Menu.
7:6	Reserved	Reserved for future use. These bits must be set to 0b.
5	DFU	Disable Flash Update.  If set to 1b, no updates to the Flash image using PROSet is allowed.  The default for this bit is 0b; allow Flash image updates using PROSet.
4	DLWS	Disable Legacy Wakeup Support.  If set to 1b, no changes to the Legacy OS Wakeup Support menu option is allowed.  The default for this bit is 0b; allow Legacy OS Wakeup Support menu option changes.
3	DBS	Disable Boot Selection.  If set to 1b, no changes to the boot order menu option is allowed.  The default for this bit is 0b; allow boot order menu option changes.



Bit	Name	Description
2	DPS	Disable Protocol Select.  If set to 1b, no changes to the boot protocol is allowed.  The default for this bit is 0b; allow changes to the boot protocol.
1	DTM	Disable Title Message.  If set to 1b, the title message displaying the version of the boot agent is suppressed; the Control-S message is also suppressed. This is for OEMs who do not want the boot agent to display any messages at system boot.  The default for this bit is 0b; allow the title message that displays the version of the boot agent and the Control-S message.
0	DSM	Disable Setup Menu.  If set to 1b, no invoking the setup menu by pressing Control-S is allowed. In this case, the EEPROM can only be changed via an external program.  The default for this bit is 0b; allow invoking the setup menu by pressing Control-S.

## 1.4.31.3 Boot Agent Configuration Customization Options (Word 32h)

Word 32h is used to store the version of the boot agent that is stored in the Flash image. When the Boot Agent loads, it can check this value to determine if any first-time configuration needs to be performed. The agent then updates this word with its version. Some diagnostic tools to report the version of the Boot Agent in the Flash also read this word. This word is only valid if the PPB is set to 0b. Otherwise the contents might be undefined.

#### Table 20. Boot Agent Configuration Customization Options (Word 32h)

Bit	Name	Description
15:12	MAJOR	PXE boot agent major version. The default for these bits is 0b.
11:8	MINOR	PXE boot agent minor version. The default for these bits is 0b.
7:0	BUILD	PXE boot agent build number. The default for these bits is 0b.



#### 1.4.31.4 IBA Capabilities (Word 33h)

Word 33h is used to enumerate the boot technologies that have been programmed into the Flash. It is updated by IBA configuration tools and is not updated or read by IBA.

#### Table 21. IBA Capabilities

Bit	Name	Description
15:14	SIG	Signature. These bits must be set to 01b to indicate that this word has been programmed by the agent or other configuration software.
13:5	Reserved	Reserved for future use. All bits must be set to 0b.
4	SAN	SAN capability is present in Flash.  Ob = The SAN capability is not present (default).  1b = The SAN capability is present.
3	EFI	EFI UNDI capability is present in Flash.  0b = The EFI code is not present (default).  1b = The EFI code is present.
2	Reserved	Reserved
1	UNDI	PXE/UNDI capability is present in Flash.  1b = The PXE base code is present (default).  0b = The PXE base code is not present.
0	BC	PXE base code is present in Flash.  Ob = The PXE base code is present (default).  1b = The PXE base code is not present.

## 1.4.32 Checksum (Word 3Fh)

The Checksum word (NVM bytes 7Eh and 7Fh) is used to ensure that the base NVM image is valid. Its value should be calculated by adding all words (00h through 3Fh)/bytes (00h-7Eh), including the Checksum word itself. The sum, including the Checksum, should equal BABAh. The initial value before the values are added together should be 0000h, and the carry bit should be ignored after each addition. If the OEM does not desire to calculate the checksum, LAD programming tools and drivers will detect if the checksum is incorrect and fix it in the image.

Note:

The default image always has a checksum value of 0. The default image always has a checksum value of 0b. The LAD programming tools (EEUPDATE or LANCONF) update the checksum when the image is programmed.



# **Appendix A ICH9 NVM Contents and Sample Images**

This section contains a sample of raw NVM contents for the ICH9. All values for these images are hexadecimal.

#### Table 22. LAN NVM Contents

Word	Description
00:02h	Ethernet Individual Address
03:04h	Reserved
05h	Image Version Information 1
06:07h	Reserved
08:09h	PBA Bytes
0Ah	PCI Initialization Control Word
0Bh	Subsystem ID
0Ch	Subsystem Vendor ID
0Dh	Device ID
0Eh	Vendor ID
0Fh	Device Revision ID
10h	LAN Power Consumption
11:12h	Reserved
13h	Shared Initialization Control Word
14:16h	Extended Configuration Words
17:18h	LEDCTRL Words
19h	Future Initialization Word 1
1Ah	Future Initialization Word 2
1Bh:1Dh	Reserved
1Eh	Reserved
1Fh	Reserved
20h	Reserved
21h	82566DC Device ID
22h	82566DM Device ID
23:2Fh	Reserved
30:3Eh	PXE Region
3Fh	Software Checksum



## A.1 82566DC/DM NVM Image with ICH9

```
0/8 1/9 2/A 3/B 4/C 5/D 6/E 7/F
8888 8888 8887 0800 FFFF 1080 FFFF FFFF
FFFF FFFF 10C3 0000 8086 10BD 8086 0000
0D01 0000 0000 8605 3020 3B00 0000 8D07
0684 2B00 0043 0000 BAAD BAAD 10BE 10BF
BAAD 294C 10BD BAAD 0000 0000 0000 0000
0000 0000 0000 0000 0000 0000 0000
0100 4000 1228 4007 FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF
;-----Range [0x40-0x7F]-----
6100 001F 0404 0010 6120 001F 0E02 0012
2F40 001F 9018 001B 0000 0012 2FA0 001F
8B24 0011 F8F0 0012 2000 001F 10B0 0010
0000 0011 20C0 001F 249A 001D 00D3 001E
28A0 001F 04CE 0014 2F60 001F 29E4 0010
0000 001F 0140 0000 1F20 001F 1606 0010
B814 0011 012A 0015 0067 001E 1F40 001F
0065 0014 002A 0015 002A 0016 1F60 001F
;-----Range [0x80-0xBF]-----
3FB0 0012 COFF 0016 1DEC 0017 F9EF 0018
0210 0019 1880 001F 0003 0015 1780 001F
0008 0016 1780 001F D008 0018 1880 001F
D918 0018 1860 001F 0800 001A 0000 001F
0001 0019 1340 0000 6051 001F 0025 0011
6120 001F 0247 0011 6020 001F 0006 0014
6100 001F 0400 0010 0000 001F FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF
```



## A.2 82567LM NVM Image with ICH9

```
0/8 1/9 2/A 3/B 4/C 5/D 6/E 7/F
8888 8888 8887 0800 FFFF 1084 FFFF FFFF
FFFF FFFF 10C3 0000 8086 10E5 8086 0000
0D01 0000 0000 8605 3020 0A00 0000 8D07
0684 0B00 0043 0000 10F5 BAAD 10F5 10BF
BAAD 10CB BAAD BAAD 0000 0000 0000 0000
0000 0000 0000 0000 0000 0000 0000
0100 4000 1228 4007 FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF
;-----Range [0x40-0x7F]-----
6020 001F 0002 0013 8000 001D 00FF 0016
9922 0018 2011 0017 DDDD 0018 2012 0017
8000 001D 0000 001F FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF FFFF
;-----Range [0x80-0xBF]-----
FFFF FFFF FFFF FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF FFFF
קקק קקק קקק קקק קקק קקק קקק קקק
FFFF FFFF FFFF FFFF FFFF FFFF FFFF
```



## A.3 82562V NVM Image with ICH9

```
0/8 1/9 2/A 3/B 4/C 5/D 6/E 7/F
8888 8888 8887 0800 FFFF 1082 FFFF FFFF
FFFF FFFF 10C3 0000 8086 10C0 8086 0000
0402 0000 0000 8685 0020 0000 0000 0007
0684 2B00 0043 0000 BAAD BAAD 10BE 10BF
BAAD 294C 10BD BAAD 0000 0000 0000 0000
0000 0000 0000 0000 0000 0000 0000
0100 4000 1228 4007 FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF
;-----Range [0x40-0x7F]-----
0000 0000 0000 0000 0000 0000 0000
0000 0000 0000 0000 0000 0000 0000
FFFF FFFF FFFF FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF
;-----Range [0x80-0xBF]-----
FFFF FFFF FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF
FFFF FFFF FFFF FFFF FFFF FFFF FFFF
```