

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: “Standard”, “High Quality”, and “Specific”. The recommended applications for each Renesas Electronics product depends on the product’s quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as “Specific” without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as “Specific” or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is “Standard” unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - “Standard”: Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - “High Quality”: Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - “Specific”: Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) “Renesas Electronics” as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) “Renesas Electronics product(s)” means any product developed or manufactured by or for Renesas Electronics.



User's Manual

μ PD4991A

4-bit Parallel I/O Calendar Clock

Document No. S12923EJ2V0UM00 (2nd edition)
Date Published November 1997 N

© NEC Corporation 1992
Printed in Japan

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.

[MEMO]

TABLE OF CONTENTS

CHAPTER 1 OUTLINE OF μPD4991A	7
1.1 Features	7
1.2 Pin Configuration	8
1.3 Block Diagram	10
1.4 Oscillation Stage and 15-stage Divider	11
1.5 Mode and Register Configuration	11
1.6 Cautions (Be sure to observe the following.)	13
CHAPTER 2 OPERATIONS	15
2.1 Write Timing	15
2.2 Read Timing	17
2.3 Mode Details	18
2.3.1 BASIC TIME MODE (MODE REG. \leftarrow 0H or 3H)	19
2.3.2 ALARM SET & TP1 CONTROL MODE (MODE REG. \leftarrow 1)	26
2.3.3 ALARM SET & TP2 CONTROL MODE (MODE REG. \leftarrow 2)	30
2.3.4 TEST MODE	33
CHAPTER 3 ACCESS PROCEDURE	37
3.1 Writing and Reading Time	37
3.1.1 Setting time	37
3.1.2 Reading time	39
3.2 Setting Alarm Time	44
3.3 Setting Interval Timer	45
CHAPTER 4 ELECTRICAL SPECIFICATIONS AND INTERFACE	47
4.1 Crystal Oscillation Circuit.....	47
4.2 Oscillation Characteristics and Accuracy	47
4.2.1 Dependency on capacitance	48
4.2.2 Dependency on temperature	49
4.2.3 Dependency on supply voltage	51
4.3 Adjusting Oscillation Frequency	52
4.4 Back-up Circuit.....	53
4.5 Power-fail Circuit	54

APPENDIX	57
Appendix 1. Specifications of μPD4991A	57
Appendix 2. Package Drawing	60
Appendix 3. Differences between μPD4991 and μPD4991A	62

Caution

The application circuits and their parameters are for reference only and are not intended for use in actual design-ins.

CHAPTER 1 OUTLINE OF μ PD4991A

The μ PD4991A is an IC for inputting/outputting 4-bit parallel time data and calendar data in a microcontroller system and has 1 channel for an alarm function.

This IC has seven types of internal counters: year, month, date, day of week, hour, minute, and second. The hour counter can be used in two modes: 12-hour and 24-hour modes. Month, date, day of week, minute, and second can be specified for the alarm function.

Because the operating voltage range of this IC is very wide, from 2.0 to 5.5 V (4.5 to 5.5 V when the IC is accessed), commercially available dry cells, mercury cells, lithium batteries, Ni-Cd batteries, and super capacitors (electric double-layer capacitors) can be used as back-up batteries.

The μ PD4991A is suitable for systems requiring a watch function, such as personal computers, word processors, FAXes, ECRs, and POSs.

1.1 Features

- Time (hour, minute, and second) and calendar (leap year, year, month, date, and day of week) counters
- Alarm function (month, date, day of week, hour, minute, and second)
- Seven alarm coincidence signals and five interval timers
- Automatic identification and user-setting of leap year (up to 2099)
- 12- and 24-hour modes selectable
- High speed response (cycle time: 150 ns)
- Low current consumption (2 μ A Typ. at back up)
- Address bus: 4 bits, data bus: 4 bits
- Upward-compatible with μ PD4991 in function and characteristics (For details, refer to **Appendix 3.**)

Basic Specifications

- Reference frequency (crystal oscillation) 32.768 kHz
- Data format BCD
- Data function
Year, month, date, day of week, hour, minute, and second counters
Leap year is automatically identified or can be set by the user.
Years are set in 2-digit units.
Hours can be indicated in 12- or 24-hour mode.
- Data input/output (D₃, D₂, D₁, D₀)
4-bit parallel input/output
Data is input/output by enabling writing with the WE signal and enabling reading with the OE signal.
- Mode selection
The mode is selected by setting the address to 0FH and writing data.
- Timing pulse output (TP1, TP2)
TP1 ... Alarm coincidence signal output
2048, 1024, 64, 16, 1 Hz, or 1-pulse output (H \rightarrow L) selectable
TP2 ... Interval timer signal output
60, 30, 10, 1, or 0.1 s selectable
- Chip select ($\overline{\text{CS}}_1$, CS₂)
All input signals except X_{IN} are disabled when $\overline{\text{CS}}_1 = \text{"H"}$ and CS₂ = "L".
All input signals are selected when $\overline{\text{CS}}_1 = \text{"L"}$ and CS₂ = "H".

1.2 Pin Configuration

The μ PD4991A is available in two packages: 18-pin DIP and 20-pin SOP. Figure 1-1 shows the pin configuration. Ordering information is given below. Table 1-1 lists the function of each pin.

Ordering information

Part Number	Package
μ PD4991ACX	18-pin plastic DIP (300 mil)
μ PD4991AGS	20-pin plastic SOP (300 mil)

Figure 1-1. Pin Configuration (Top View)





Table 1-1. Pin Functions

Pin Name	Symbol	Pin No.		Function
		DIP	SOP	
Chip select	\overline{CS}_1	1	1	When $\overline{CS}_1 = "L"$ and $CS_2 = "H"$, the μ PD4991A can transfer data with a CPU.
	CS_2	15	17	
Timing pulse 1	TP1	2	2	Outputs an alarm coincidence signal.
Timing pulse 2	TP2	3	3	Outputs an interval timer signal
Address input	A_0	4	4	Specifies the internal address of the μ PD4991A.
	A_1	5	6	
	A_2	6	7	
	A_3	7	8	
Read control input	\overline{OE}	8	9	While $\overline{OE} = "L"$, the contents specified by the address bus are read to the data bus.
Ground pin	V_{SS}	9	10	
Write control input	\overline{WE}	10	11	The contents of the data bus are written to an address specified by the address bus when \overline{WE} rises.
Data bus pin	D_0	11	12	Bidirectional 4-bit bus which inputs/outputs watch data.
	D_1	12	13	
	D_2	13	14	
	D_3	14	16	
Crystal signal pin	X_{OUT}	16	18	Oscillation inverter output
Crystal signal pin	X_{IN}	17	19	Oscillation inverter input
Positive power supply	V_{DD}	18	20	

1.3 Block Diagram

Figure 1-2 shows the block diagram of the μ PD4991A.

Figure 1-2. Block Diagram



1.4 Oscillation Stage and 15-stage Divider

A clock of 32.768 kHz is generated by using a 32.768-kHz crystal resonator and a CMOS inverter crystal oscillation circuit. This clock is divided by 15 to create a 1 Hz (1 second) time counter.

1.5 Mode and Register Configuration

The μ PD4991A uses 13 data registers as time counters and 11 data registers to store alarm times. In addition, it also has six control/status registers for controlling the watch, alarm, and interval timer, and one mode register to specify the operation mode.

The μ PD4991A has the following three modes.

1. BASIC TIME MODE

Data write or read between the timer counter and CPU
Command specification for control registers 1 and 2

2. ALARM SET & TP1 CONTROL MODE

Data setting to alarm register
TP1 function setting
Leap year identification
Command specification for control registers 1 and 2

3. ALARM SET and TP2 CONTROL MODE

Data setting to alarm register
TP2 function setting
12-/24-hour mode selection
Command specification for control registers 1 and 2

These modes can be selected by writing mode data (refer to **Table 2-1**) to address = 0FH. Once a mode has been set, it remains valid until changed.

Table 1-2 shows the correspondence between registers and addresses.

Table 1-2. Registers and Their Addresses

ADDRESS		BASIC TIME MODE (TIME COUNTER)	TP 1 CONT.MODE (ALARM REGISTER)	TP 2 CONT.MODE (ALARM REGISTER)
HEX	MSB LSB			
0 _H	0, 0, 0, 0	Second, units digit	Second, units digit	
1 _H	0, 0, 0, 1	Second, tens digit	Second, tens digit	
2 _H	0, 0, 1, 0	Minute, units digit	Minute, units digit	
3 _H	0, 0, 1, 1	Minute, tens digit	Minute, tens digit	
4 _H	0, 1, 0, 0	Hour, units digit	Hour, units digit	
5 _H	0, 1, 0, 1	Hour, tens digit	Hour, tens digit	
6 _H	0, 1, 1, 0	Day of week digit	Day of week digit	
7 _H	0, 1, 1, 1	Date, units digit	Date, units digit	
08 _H	1, 0, 0, 0	Date, tens digit	Date, tens digit	
09 _H	1, 0, 0, 1	Month, units digit	Month, units digit	
0A _H	1, 0, 1, 0	Month, tens digit	Month, tens digit	
0B _H	1, 0, 1, 1	Year, units digit	TP1 FUNCTION CONT.	TP2 FUNCTION CONT.
0C _H	1, 1, 0, 0	Year, tens digit	Leap year counter	12-/24-hour mode, leap year valid/invalid
0D _H	1, 1, 0, 1	CONTROL REGISTER 1		
0E _H	1, 1, 1, 0	CONTROL REGISTER 2		
0F _H	1, 1, 1, 1	MODE REGISTER		

1.6 Cautions (Be sure to observe the following.)

1. Before writing the time, be sure to stop the watch.
For details, refer to **3.1.1 Setting time**.
2. If the 12-hour mode has been changed to the 24-hour mode or vice versa, be sure to rewrite the hour counter.
For details, refer to **(3) 12-/24-hour mode and leap year identification** in **2.3.3 ALARM SET & TP2 CONTROL MODE**.
3. Before changing the setting of the leap year counter, be sure to rewrite the year counter.
For details, refer to **(3) Leap year counter** in **2.3.2 ALARM SET & TP1 CONTROL MODE**.
4. When accessing CONTROL REGISTER 2 to write during alarm coincidence, first set the alarm flag, and then access the register.
For details, refer to **(3) and (4) CONTROL REGISTER 2** in **2.3.1 BASIC TIME MODE**.
5. Use TP1 or TP2 output, not X_{IN} or X_{OUT}, for adjustment of the oscillation frequency.
For details, refer to **4.3 Adjusting Oscillation Frequency**.
6. Be sure to keep CS₂ low while the CPU is in the back-up status.
For details, refer to **4.5 Power-Fail Circuit**.
7. Because only two digits are supported for the year code, use only the low-order 2 digits of the year when using the Western calendar.
The μ PD4991A correctly counts time even when the year changes from 1999 to 2000.
This IC can automatically identify a leap year up till 2099. Although 2100 is not a leap year, the IC identifies this year as a leap year. However, if the user specifies a leap year, the other functions of this IC can continue to be used without any problem.
8. The application circuit and circuit constants in this document are shown for your reference only and are not intended to be used for mass production of an application system.
The characteristic examples and application examples shown in this document are also for your reference only.
When you design an actual application set, confirm that there are no operational problems.

[MEMO]

CHAPTER 2 OPERATIONS

2.1 Write Timing

Address A_0 through A_3 and data D_0 through D_3 are written to the IC when \overline{WE} (write enable) is made high while $\overline{CS}_1 = "L"$ and $CS_2 = "H"$ (chip select status).

\overline{WE} takes precedence over \overline{OE} (read enable). Therefore, data can be written by asserting \overline{WE} only when data is to be written, even when \overline{OE} is always "L".

Figures 2-1 and 2-2 show the write timing. To change the setting of the time counter, it is necessary to RESET/STOP the CLK. A correct value may not be written to the time counter if data is written to the time counter while it is operating. The other registers, however, are not affected.

Figure 2-1. Write Cycle Timing 1





Figure 2-2. Write Cycle Timing 2 ($\overline{OE} = V_{IL}$)



2.2 Read Timing

The contents of address A_0 through A_3 are output to data D_0 through D_3 when \overline{OE} (read enable) is made low while $\overline{CS}_1 = "L"$ and $\overline{CS}_2 = "H"$ (chip select status).

Figures 2-3 and 2-4 show the read timing. When a write-only (W/O) register is read, 0FH is read to the data bus.

Because the value of the time counter is updated when a carry occurs from the 1-second digit, read the value of the time counter in accordance with the guidance in CHAPTER 3.

Figure 2-3. Read Cycle Timing 1





Figure 2-4. Read Cycle Timing 2



2.3 Mode Details

The registers assigned to addresses 0H through 0CH and the operation performed differ depending on the data written to address 0FH.

The μ PD4991A has the following four major modes.

(1) BASIC TIME MODE (MODE REG. \leftarrow 0H or 3H)

In this mode, the timer counter can be accessed. Usually, this mode is used.

(2) TP1 CONTROL MODE (MODE REG. \leftarrow 1H)

This mode is used to set alarm times and select an alarm output.

(3) TP2 CONTROL MODE (MODE REG. \leftarrow 2H)

This mode is used to set alarm times and select an interval timer.

(4) TEST MODE (MODE REG. \leftarrow 08H through 0FH)

This mode is used to test the functions of the time counter and alarm interval timer. When this mode is set, the time is fast-forwarded. Therefore, this mode is not used in normal operation.

Table 2-1 lists the modes.

Table 2-1. μ PD4991A Mode List (address = 0FH)

X: Don't Care

Value Assigned to Mode Register		Operation Mode	Operation
HEX	D ₃ D ₂ D ₁ D ₀		
4 H	0 H	BASIC TIME	Sets and reads time data. Setting accuracy: 15.625 ms
5 H	1 H	ALARM SET & TP1 CONTROL	Sets alarm timer, selects TP1 output mode, and sets and reads leap year counter.
6 H	2 H	ALARM SET & TP2 CONTROL	Sets alarm timer, selects TP2 output mode, selects 12- or 24-hour mode, and validates or invalidates leap year.
7 H	3 H	BASIC TIME	Same as MODE REG. \leftarrow 0H. Setting accuracy: 30.52 μ s
08 H	1, 0, 0, 0,	TEST (BASIC TIME)	Tests time counter. However, alarm and interval timer functions (TP1 and TP2) are undefined.
09 H	1, 0, 0, 1	TEST (BASIC TIME)	
0A H	1, 0, 1, 0	TEST (BASIC TIME)	
0B H	1, 0, 1, 1,	TEST (ALARM SET)	Tests alarm register and leap year counter.
0C H	1, 1, 0, 0	TEST (ALARM SET)	Tests alarm register and selects 12- or 24-hour mode.
0D H	1, 1, 0, 1	TEST (ALARM & TP1)	Tests alarm timer and TP1 output.
0E H	1, 1, 1, 0	TEST (ALARM & TP2)	Tests alarm timer.
0F H	1, 1, 1, 1	TEST (ALARM & TP2)	Tests interval timer and TP2 output.

2.3.1 BASIC TIME MODE (MODE REG. ← 0H or 3H)

In this mode, addresses 0H through 0CH are used as time counters to/from which time can be written or read (refer to **Table 2-2**).

Because a leap year cannot be identified or set and the 12- or 24-hour mode cannot be selected in this mode, setting related to a leap year and selection of the hour mode must be made in advance in TP1 CONTROL MODE or TP2 CONTROL MODE.

TIME RESET and ± 30 sec ADJ. differ in operation depending on whether the MODE REGISTER is set to "0" or "3".

When TIME RESET or ± 30 sec ADJ. is executed, the 15-stage divider that creates the 1 second pulse which is supplied to the timer counter is reset. **If the MODE REGISTER is set to "0", only stages 10 through 15 of the 15-stage divider are reset. Consequently, an error of up to 15.625 ms occurs.**

If the MODE REGISTER is set to "3", all the stages of the 15-stage divider are reset, and an error of up to 30.52 μ s occurs. Because stages 1 through 9 of the 15-stage divider are used as the first stages of the interval timer, **an error of up to 1.95 ms occurs in the interval timer if all the stages of the divider are reset.**

Figure 2-5. Block Diagram of 15-Stage Divider




Table 2-2. Register Assignment in BASIC TIME MODE

Address	Register	Description																				
0 H	Second, units digit	Directly connected to time counter and updated in real-time. Data format is BCD. If time that does not exist is set (e.g., minute 70, hour 30, 13 p.m., February 30, etc.), then the wrong time is set. (Note) The second highest bit D ₂ of the 10-hour digit functions as $\overline{\text{AM/PM}}$ flag in 12-hour mode (e.g., 5 p.m. is indicated as hour 45).																				
1 H	Second, tens digit																					
2 H	Minute, units digit																					
3 H	Minute, tens digit																					
4 H	Hour, units digit																					
5 H	Hour, tens digit																					
6 H	Day of week digit																					
7 H	Date, units digit																					
08 H	Date, tens digit																					
09 H	Month, units digit																					
0A H	Month, tens digit																					
0B H	Year, units digit																					
0C H	Year, tens digit																					
0D H	CONTROL REGISTER 1	<table border="1"> <thead> <tr> <th></th> <th>D₃</th> <th>D₂</th> <th>D₁</th> <th>D₀</th> </tr> </thead> <tbody> <tr> <td>W/O</td> <td>CLK WAIT</td> <td>CLK STOP</td> <td>±30 s ADJ.</td> <td>TIME RESET</td> </tr> </tbody> </table>		D ₃	D ₂	D ₁	D ₀	W/O	CLK WAIT	CLK STOP	±30 s ADJ.	TIME RESET										
	D ₃	D ₂	D ₁	D ₀																		
W/O	CLK WAIT	CLK STOP	±30 s ADJ.	TIME RESET																		
0E H	CONTROL REGISTER 2	<table border="1"> <thead> <tr> <th></th> <th>D₃</th> <th>D₂</th> <th>D₁</th> <th>D₀</th> </tr> </thead> <tbody> <tr> <td>Write</td> <td>0</td> <td>Alarm Disable</td> <td>Alarm Flag</td> <td>TP1 Disable</td> </tr> <tr> <td>Write</td> <td>1</td> <td>INT STOP</td> <td>INT RESET</td> <td>TP2 Disable</td> </tr> <tr> <td>Read</td> <td>X</td> <td>Busy</td> <td>Alarm Flag</td> <td>TP2 Flag</td> </tr> </tbody> </table>		D ₃	D ₂	D ₁	D ₀	Write	0	Alarm Disable	Alarm Flag	TP1 Disable	Write	1	INT STOP	INT RESET	TP2 Disable	Read	X	Busy	Alarm Flag	TP2 Flag
	D ₃	D ₂	D ₁	D ₀																		
Write	0	Alarm Disable	Alarm Flag	TP1 Disable																		
Write	1	INT STOP	INT RESET	TP2 Disable																		
Read	X	Busy	Alarm Flag	TP2 Flag																		
0F H	MODE REGISTER	W/O. Refer to Mode List .																				

X: Don't Care
W/O: Write only

(1) Time counter (addresses 0H through 0CH)

This counter stores time data in BCD format. **If time that does not exist is set, the wrong time is indicated. Be sure to set correct data.** The day counter takes a value from 0 to 6. The user can specify which value takes which day (Monday through Sunday). Tables 2-3 and 2-4 show correspondence between time and data.

Table 2-3. Time Counter Data

TIME COUNTER	DATA	TIME COUNTER	DATA
Second, units digit	0-9	Date, units digit	0-9
Second, tens digit	0-5	Date, tens digit	0-3
Minute, units digit	0-9	Month, units digit	0-9
Minute, tens digit	0-5	Month, tens digit	0-1
Hour, units digit	0-9	Year, units digit	0-9
Hour, tens digit	0-5	Year, tens digit	0-9
Day of week digit	0-6		

Table 2-4. Hour Counter Data

Time	24-Hour Mode	12-Hour Mode	Time	24-Hour Mode	12-Hour Mode
1 a.m.	01 H	01 H	1 p.m.	13 H	41 H
2 a.m.	02 H	02 H	2 p.m.	14 H	42 H
3 a.m.	03 H	03 H	3 p.m.	15 H	43 H
4 a.m.	04 H	04 H	4 p.m.	16 H	44 H
5 a.m.	05 H	05 H	5 p.m.	17 H	45 H
6 a.m.	06 H	06 H	6 p.m.	18 H	46 H
7 a.m.	07 H	07 H	7 p.m.	19 H	47 H
8 a.m.	08 H	08 H	8 p.m.	20 H	48 H
9 a.m.	09 H	09 H	9 p.m.	21 H	49 H
10 a.m.	10 H	10 H	10 p.m.	22 H	50 H
11 a.m.	11 H	11 H	11 p.m.	23 H	51 H
12 a.m.	12 H	52 H	12 p.m.	00 H	12 H

(2) CONTROL REGISTER 1 (address: 0D_H)

This register controls clock supply to the timer counter, makes adjustments of ±30 seconds, and resets the 15-stage divider. Figure 2-6 shows the configuration of the control register 1, and Table 2-5 shows the commands of the register.

Figure 2-6. Configuration of Control Register 1




Table 2-5. CONTROL REGISTER 1 Command List (W/O)

HEX	D ₃ D ₂ D ₁ D ₀	Command	Operation
0 _H	0, 0, 0, 0	CLOCK START	Starts time counter.
1 _H	0, 0, 0, 1	CLOCK RESET START	Resets and then starts time counter.
2 _H	0, 0, 1, 0	±30 sec ADJUST	Makes adjustment of ±30 seconds.
4 _H	0, 1, 0, 0	CLOCK STOP	Stops time counter (when written).
8 _H	1, 0, 0, 0	CLOCK WAIT	Stops time counter (when read).

(a) CLOCK RESET START (15-stage divider reset)

This command resets the 15-stage divider. When the MODE REGISTER is set to 0, stages 10 through 15 of the divider are reset; when the MODE REGISTER is set to 3, all the stages are reset. A carry occurs in the time counter about 1 second after this command has been executed.

This command is used when time data is written.

(b) ±30 sec ADJUST (±30-second adjustment)

This command resets the second counter (to 00 seconds).

If this command is executed when the value of the second counter between 00 and 29, it is reset to 00 without the units digit for minutes being affected. If it is executed when the second counter between 30 and 59, the counter is reset to 00 and the units digit for minutes is incremented by one.

This adjustment is carried across all the digits.

Example: 9 hours 59 minutes 45 seconds → 10 hours 00 minutes 00 seconds

(c) CLOCK STOP and CLOCK WAIT (stops time counter)


Both these commands disable input of the clock (1 Hz) to the watch counter and stop the watch. CLOCK STOP is used when time data is **written** (be sure to stop the watch when writing time data). CLOCK WAIT is used when time data is **read**. This is to prevent a new count from occurring and the CPU from reading wrong data when time data is read. Time data can be also read by using the BUSY signal or by reading the time data two times, without using CLOCK WAIT. If the clock input is resumed within 0.5 seconds after the watch has been stopped by CLOCK STOP or CLOCK WAIT, the real time is not delayed (if a carry occurs from 1-second digit while the watch is stopped, adjustment of +1 second is made after the clock input is resumed).

(3) CONTROL REGISTER 2 (address 0EH) [during write]

This register controls the alarm signal output to TP1 and the interval signal output to TP2. Figure 2-7 shows the diagram of the TP pin control block, and Table 2-6 lists the commands of CONTROL REGISTER 2.

Figure 2-7. TP Pin Control Block Diagram

Alarm signal control block



Interval timer control block




Table 2-6. CONTROL REGISTER 2 Command List (W/O)

D ₃	D ₂	D ₁	D ₀
0	ALARM DISABLE	ALARM FLAG	TP1 DISABLE
1	INTERVAL STOP	INTERVAL RESET	TP2 DISABLE

(a) TP1 control (when D₃ = 0)

i) TP1 DISABLE (D₀)

This bit controls output of TP1. When this bit is set, TP1 is forcibly turned OFF (high impedance) regardless of the other operations.

ii) ALARM FLAG (D₁)

This flag forcibly sets the alarm coincidence/non-coincidence status.

When this bit is set, the alarm coincidence status is set; when it is reset, the alarm non-coincidence status is set.

iii) ALARM DISABLE (D₂)

This bit makes valid/invalid the alarm register and the result of comparison by the time counter. When this bit is set, the result of comparison of alarm is ignored and the ALARM FLAG is not affected. If ALARM DISABLE and ALARM FLAG are set, therefore, the alarm signal can be always output to TP1.

(b) TP2 control (when $D_3 = 1$)**i) TP2 DISABLE (D_0)**

This bit controls output of TP2. When this bit is set, TP2 is forcibly turned off (high impedance) regardless of the other operations.

ii) INTERVAL RESET (D_1)

When this bit is set, the interval timer is reset.

iii) INTERVAL STOP (D_2)

When this bit is set, the interval timer is stopped. If TP2 is low, however, the interval timer is stopped 30.5 μ s after the low period.

(4) CONTROL REGISTER 2 (address 0EH) [during read]

Control register 2 is used to monitor the BUSY signal, interval signal, and alarm status.

Table 2-7. CONTROL REGISTER 2 Status (R/O)

D_3	D_2	D_1	D_0
X	BUSY FLAG	ALARM FLAG	INTERVAL FLAG

(a) BUSY FLAG

This is the count flag of the time counter. When this bit is 1, the time counter is in a count period. For details, refer to **(d) BUSY signal** in 2.3.2 (2).

(b) ALARM FLAG

When this bit is 1, it indicates an alarm coincidence status; when it is 0, it indicates an alarm non-coincidence status.

(c) INTERVAL FLAG

When this bit is 1, the interval output of TP2 is L; when it is 0, the interval output of TP2 is H.

Caution

If data is written to CONTROL REGISTER 2 in the alarm coincidence status, the ALARM FLAG may be reset. To access CONTROL REGISTER 2 to write, therefore, be sure to check whether the alarm coincidence or non-coincidence status is set (by reading the ALARM FLAG). In the alarm coincidence status, set the ALARM FLAG, and then access CONTROL REGISTER 2 to write.

2.3.2 ALARM SET & TP1 CONTROL MODE (MODE REG. ← 1)

In this mode, addresses 0H through 0AH are used as alarm registers that are used to set and check alarm times. Address 0BH is used as a control register that selects an alarm coincidence signal to be output to TP1, and address 0CH is used as a leap year counter. Addresses 0DH through 0FH are used in the same way as in the BASIC TIME MODE (refer to **Table 2-8**).

Table 2-8. Register Assignment in ALARM SET & TP1 CONTROL MODE

Address	Register	Description								
0 H	Second, units digit	Alarm register Sets and checks alarm time. When these registers are set to 0FH, the digit corresponding to each register is assumed to coincide with the value of the time counter. When the alarm function is not used, these registers can be used as a back-up memory of 4 bits x 11 words (in which case alarm must be disabled).								
1 H	Second, tens digit									
2 H	Minute, units digit									
3 H	Minute, tens digit									
4 H	Hour, units digit									
5 H	Hour, tens digit									
6 H	Day of week digit									
7 H	Date, units digit									
08 H	Date, tens digit									
09 H	Month, units digit									
0A H	Month, tens digit									
0B H	TP1 FUNCTION CONTROL	W/O. Selects TP1 output waveform.								
0C H	Leap year counter	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <td style="text-align: center;">D₃</td> <td style="text-align: center;">D₂</td> <td style="text-align: center;">D₁</td> <td style="text-align: center;">D₀</td> </tr> <tr> <td style="text-align: center;">R/W</td> <td style="text-align: center;">X</td> <td style="text-align: center;">X</td> <td style="text-align: center;">Leap year counter</td> </tr> </table> 0H of this register indicates a leap year. This register takes a value of 0H to 3H.	D ₃	D ₂	D ₁	D ₀	R/W	X	X	Leap year counter
D ₃	D ₂	D ₁	D ₀							
R/W	X	X	Leap year counter							
0D H	CONTROL REGISTER 1	Same in BASIC TIME MODE								
0E H	CONTROL REGISTER 2									
0F H	MODE REGISTER									

X: Don't Care
 W/O: Write only

(1) Alarm registers (addresses 0H through 0AH)

Alarm time can be set in units from months to seconds. The contents written to the alarm registers are compared with the time counter each time a carry occurs from the second digits. If an alarm register is set to 0FH, the corresponding digit is assumed to coincide with the value of the time counter. When all the digits coincide, the ALARM FLAG is set, and the output waveform selected by TP1 FUNCTION CONTROL register is output under control of CONTROL REGISTER 1.

If 0FH is written to some of the alarm registers, the following operations can be performed.

Example 1. Alarm coincides with the value of the time counter for 10 seconds every hour

Month, tens digit	Month, units digit	Date, tens digit	Date, units digit	Day of week digit	Hour, tens digit	Hour, units digit	Minute, tens digit	Minute, units digit	Second, tens digit	Second, units digit
0FH	0FH	0FH	0FH	0FH	0FH	0FH	0H	0H	0H	0FH

From 00 minutes 0 seconds to 00 minutes 09 seconds the alarm value coincides with the value of the time counter.

Example 2. Alarm coincides with the value of the time counter for 24 hours on the first day of every month.

Month, tens digit	Month, units digit	Date, tens digit	Date, units digit	Day of week digit	Hour, tens digit	Hour, units digit	Minute, tens digit	Minute, units digit	Second, tens digit	Second, units digit
0FH	0FH	0H	1H	0FH	0FH	0FH	0FH	0FH	0FH	0FH

(2) TP1 FUNCTION CONTROL REGISTER (address 0BH)

These registers select the waveform that is to be output to TP1 (refer to **Table 2-9**).

Table 2-9. TP1 FUNCTION CONTROL REGISTERS

DATA		Operation	Description
HEX	D ₃ D ₂ D ₁ D ₀		
08H	0H	2048 Hz	Output at duty factor of 50%
09H	1H	1024 Hz	
0AH	2H	64 Hz	
0BH	3H	16 Hz	
0CH	4H	1 Hz	
0DH	5H	1 pulse	1-shot output with a pulse width of 30.5 μs during L period
0EH	6H	“H” → “L”	“L” during coincidence
	7H	BUSY	1-second count flag
		Alarm coincidence with auto reset	Resets ALARM FLAG and stops alarm output in case of alarm non-coincidence
		Alarm coincidence without auto reset	Once alarm coincidence has occurred, continues output even if alarm non-coincidence occurs.

X: Don't Care

(a) 1- to 2048-Hz output

These registers output a waveform with a duty factor of 50%. This waveform is always output to TP1 if the alarm is disabled and forced coincidence is selected by CONTROL REGISTER 2 (address 0EH ← 6H).

(b) 1-pulse output

This register outputs a low-active pulse only once (pulse width: 30.5 μs).


(c) “H” → “L”

This register goes from H to L on alarm coincidence. It keeps L in the case of alarm non-coincidence.

(d) BUSY signal

This is the count flag of the time counter. A carry occurs in the time counter $457.7 \mu\text{s}$ after the BUSY signal has risen. **If the value of the time counter is read while a carry occurs, the correct value may not be read.** For details, refer to **CHAPTER 3 ACCESS PROCEDURE**.


Figure 2-8. BUSY Signal

Internal time counter**(e) Alarm flag with auto reset**

When alarm coincidence occurs, the $\mu\text{PD4991A}$ sets the ALARM FLAG and outputs an alarm signal to TP1. When alarm no longer coincides with the value of the time counter, and if the alarm coincidence with auto reset function is selected, the $\mu\text{PD4991A}$ resets the ALARM FLAG and stops output from TP1 (restores to the H level).

If the alarm coincidence with auto reset function is not selected, TP1 output is not stopped. To stop it, write 0 to the ALARM FLAG of CONTROL REGISTER 2. This operation is illustrated in Figure 2-9.

Figure 2-9. TP1 Output Waveform

**(3) Leap year counter (low-order 2 bits of address 0CH)**

This counter takes a value of 0H to 3H and is synchronized with the year counter. When the value of the leap counter is 0H, a leap year is identified. If the leap year identification function is enabled, the last day of February in the leap year is 29.

Usually, the leap year counter is automatically set when the lower 2 digits of a year is written in the BASIC TIME MODE. Therefore, the user does not have to write a leap year. The μ PD4991A operates from 1901 to 2099 without adjustment.

If a year other than a Western calendar year is written to the year counter, the leap year counter may be rewritten after the year counter has been written (if the year is Showa in the Japanese calendar, for example, divide the Showa year by 4 and add 1 to the result. Write this year to the leap year counter. Unless the year counter is rewritten, leap years will be automatically identified after that.)

If the year is Heisei, write the year to the year counter. The leap year counter does not have to be rewritten.

(4) CONTROL REGISTER 1

This register controls the clock of the time counter in the same manner as in the BASIC TIME MODE.

(5) CONTROL REGISTER 2

This register controls output of TP1 and TP2, alarm coincidence, and the clock to the interval timer, in the same manner as in the BASIC TIME MODE.

(6) MODE REGISTER

This register determines the operation mode of the μ PD4991A in the same manner as in the BASIC TIME MODE.

2.3.3 ALARM SET & TP2 CONTROL MODE (MODE REG. ← 2)

In this mode, addresses 0H through 0AH are used as alarm registers (in the same manner as in the TP1 CONTROL MODE). Address 0BH is used as a control register that selects an interval signal to be output to TP2, and address 0CH is used to select 12- or 24-hour mode and enables or disables the leap year identification function. Addresses 0DH through 0FH are used in the same way as in the BASIC TIME MODE (refer to **Table 2-10**).

Table 2-10. Register Assignment in ALARM SET & TP2 CONTROL MODE

Address	Register	Description										
0 H	Second, units digit	Alarm register Sets and checks alarm time. When these registers are set to 0FH, the digit corresponding to each register is assumed to coincide with the value of the time counter. When the alarm function is not used, these registers can be used as a back-up memory of 4 bits×11 words (same as in TP1 CONTROL MODE).										
1 H	Second, tens digit											
2 H	Minute, units digit											
3 H	Minute, tens digit											
4 H	Hour, units digit											
5 H	Hour, tens digit											
6 H	Day of week digit											
7 H	Date, units digit											
08 H	Date, tens digit											
09 H	Month, units digit											
0A H	Month, tens digit											
0B H	TP1 FUNCTION CONTROL	W/O. Selects TP2 output waveform.										
0C H	Selects 12- or 24-hour mode and enables/disables leap year identification	<table border="1" style="width: 100%; text-align: center;"> <tr> <td></td> <td>D₃</td> <td>D₂</td> <td>D₁</td> <td>D₀</td> </tr> <tr> <td>R/W</td> <td>12/24H mode</td> <td>Leap year identification disable</td> <td>X</td> <td>X</td> </tr> </table>		D ₃	D ₂	D ₁	D ₀	R/W	12/24H mode	Leap year identification disable	X	X
	D ₃	D ₂	D ₁	D ₀								
R/W	12/24H mode	Leap year identification disable	X	X								
0D H	CONTROL REGISTER 1	Same as in BASIC TIME MODE										
0E H	CONTROL REGISTER 2											
0F H	MODE REGISTER											

X: Don't Care
 W/O: Write only

(1) Alarm registers (addresses 0H through 0AH)

These registers operate in the same manner as in the TP1 CONTROL MODE. Refer to **2.3.2 (1)**.

(2) TP2 FUNCTION CONTROL REGISTER (address 0BH)

These registers select the waveform that is to be output to TP2.

Table 2-11. TP2 FUNCTION CONTROL REGISTER

DATA		Operation	Description	
HEX	D ₃ D ₂ D ₁ D ₀			
08 H	0 H	X, 0, 0, 0	Interval timer output with pulse width of 30.5 μs during L period	
09 H	1 H	X, 0, 0, 1		
0A H	2 H	X, 0, 1, 0		
0B H	3 H	X, 0, 1, 1		
0C H	4 H	X, 1, 0, 0		
	7 H	0, 1, 1, 1	BUSY signal	Count flag of time counter
		0, X, X, X	INTERVAL REPEAT	Successively performs interval output
		1, X, X, X	INTERVAL 1 SHOT	Performs interval output in only one cycle

X: Don't Care

(a) 0.1- to 60-sec INTERVAL output

These registers output an interval signal with a cycle of 0.1 to 60 seconds and a pulse width of 30.5 μs during the L period.


(b) BUSY

This is the count flag of the time counter and is the same as the BUSY signal in the TP1 CONTROL MODE.

(c) INTERVAL REPEAT/INTERVAL 1 SHOT


These registers control the repetition of the interval signal. Figure 2-10 shows the differences between the two.

Figure 2-10. TP2 Output Waveform



If CONTROL REGISTER 2 described earlier is used, the control operation shown in Figure 2-11 can be performed.

Figure 2-11. Interval Signal Output Example




Note If the output status is disabled, the output is turned off (high impedance) regardless of the status of TP2.

Caution

The interval output is produced not once in a cycle of 0.1 s but in five times, as shown below.

Figure 2-12. 0.1-Second Interval Output



(3) 12-/24-hour mode and leap year identification (address 0CH)

Table 2-12. 12-/24-Hour Mode and Leap Year Identification Command (R/W)

D ₃	D ₂	D ₁	D ₀
12-/24-hour mode	Leap year identification	X	X

X: Don't Care

(a) 12-/24-hour mode selection

This bit selects the 12-hour mode when it is 0; when it is 1, the 24-hour mode is selected.

In the 12-hour mode, the second highest bit (D₂) of the tens digit of hour serves as the $\overline{\text{AM/PM}}$ flag.

Example	Hour, tens digit				Hour, units digit				HEX
	D ₃	D ₂	D ₁	D ₀	D ₃	D ₂	D ₁	D ₀	
5 a.m.	0	0	0	0	0	1	0	1	05 H
		↑							
		$\overline{\text{AM/PM}}$ flag							
		↓							
5 p.m.	0	1	0	0	0	1	0	1	45 H
11 a.m.	0	0	0	1	0	0	0	1	11 H
11 p.m.	0	1	0	1	0	0	0	1	51 H

Caution

If the mode is changed between the 12- and 24-hour modes, the hour counter must be rewritten (if this flag is changed after data has been written to the hour counter, the value of the hour counter may be lost).

(b) Leap year identification

When this bit is set to 1, the leap year identification function is disabled. As a result, the end of February is 28 even if the value of the leap year counter is xx00.

2.3.4 TEST MODE

This mode is to test the functions of the $\mu\text{PD4991A}$. In the TEST mode, a total of eight modes can be selected: three TEST (BASIC TIME) MODEs in which the time counter is read/written, two TEST (ALARM SET & TP1 CONT.) MODEs of the alarm timer, and three TEST (ALARM SET & TP2 CONT.) MODEs of the interval timer.

In each mode, the clock is input to the counter differently. For details, refer to **Table 2-13. Test Modes of $\mu\text{PD4991A}$** . Note that **some functions are disabled in the test mode**. Because the test mode is to test the functions, continuous operation is not guaranteed if the device is normally used in the test mode.

Table 2-13. Test Modes of μ PD4991A

Value Set to Mode Register		Operation Mode	Operation
HEX	D ₃ D ₂ D ₁ D ₀		
8 _H	1, 0, 0, 0	TEST (BASIC TIME)	<p>Second \leftarrow 32.768 kHz (fast-forward of 32768 times) Time data can be set and read, but the status of TP1 and TP2 is undefined.</p>
9 _H	1, 0, 0, 1	TEST (BASIC TIME)	<p>Second \leftarrow 32.768 kHz, Month \leftarrow 32.768 kHz Time data can be set and read, but the status of TP1 and TP2 is undefined.</p>
0A _H	1, 0, 1, 0	TEST (BASIC TIME)	<p>Second \leftarrow 32.768 kHz, Hour \leftarrow 32.768 kHz Time data can be set and read, but the status of TP1 and TP2 is undefined.</p>
0B _H	1, 1, 0, 0	TEST (ALARM SET & TP1 CONTROL)	<p>Second \leftarrow 32.768 kHz, Hour \leftarrow 32.768 kHz Sets alarm timer, selects TP1 output mode, and enables or disables leap year identification. However, the status of TP1 and TP2 is undefined. In this mode, time data cannot be written or read.</p>

Value Set to Mode Register		Operation Mode	Operation
HEX	D ₃ D ₂ D ₁ D ₀		
0C _H	1, 1, 0, 1	TEST (ALARM SET & TP2 CONTROL)	<p>Second ← 32.768 kHz, Hour ← 32.768 kHz Sets alarm timer, selects TP2 output mode, and writes/reads data to/from leap year counter. However, the status of TP1 and TP2 is undefined. In this mode, time data cannot be written or read.</p> <p>A carry from minute to hour does not occur.</p>
0D _H	1, 1, 1, 0	TEST (ALARM SET & TP1 CONTROL)	<p>Second ← 512 Hz (fast-forward of 512 times) Sets alarm timer, selects TP1 output mode, and selects leap year identification function. In this mode, time data cannot be written or read.</p>
0E _H	1, 1, 1, 0	TEST (ALARM SET & TP2 CONTROL)	<p>Second ← 512 Hz Sets alarm timer, selects TP2 output mode, and writes/reads data to/from leap year counter. However, time data cannot be set/read in this mode.</p>
0F _H	1, 1, 1, 1	TEST (ALARM SET & TP2 CONTROL)	<p>Interval timer ← 32.768 kHz Sets alarm timer, selects TP2 output mode, writes/reads data to/from leap year counter. In this mode, time data cannot be written or read. To time counter, 1 Hz is input.</p> <p>The interval time of the interval timer output is 1/64. However, the "L" time of the pulse is unchanged from 30.5 μs.</p>

[MEMO]


CHAPTER 3 ACCESS PROCEDURE

3.1 Writing and Reading Time

3.1.1 Setting time

Because the time counter is updated in real-time, the wrong value may be written to it if a carry occurs while data is being written to the time counter. To set the time, therefore, stop the clock supplied to the time counter. Figure 3-1 shows a flowchart illustrating the procedure for setting the time.

Figure 3-1. Setting Time



- Notes**
1. Once the 12- or 24-hour mode and leap year identification function have been selected, they do not have to be set again.
 2. The user does not have to set the leap year counter if the lower 2 digits of the year are written to the counter.

3.1.2 Reading time

Because the time counter is updated every second, the wrong time data may be read if the time counter is read when a carry occurs. In principle, the time counter can be read in the following three ways.

- <1> Use the BUSY flag, which is the count flag.
- <2> Keep a carry from occurring while the time counter is read by using the CLK WAIT/CLK START command.
- <3> Read the time counter two times and, only when the two values coincide, take that value as true.

(1) Using BUSY signal to interrupt CPU

The falling edge or rising edge of the BUSY signal is used to interrupt the CPU so that the time counter is read by the CPU every second.

If the CPU reads the time data of the μ PD4991A in $457.7 \mu\text{s}$ after the interrupt has occurred, use the falling edge of the BUSY signal. If the CPU takes $457.7 \mu\text{s}$ or longer to read the data, use the rising edge. The BUSY signal is output to TP1 or TP2.

Figure 3-2. Using BUSY Signal for Interrupt





Figure 3-3. Reading Time by Using BUSY Signal for Interrupt




(2) Polling BUSY FLAG

In addition to outputting the BUSY signal to TP1 or TP2 as an interrupt signal, the time data can also be read by polling a high-order bit (D_2) of the CONTROL REGISTER 2 (address $0E_H$), which serves as a BUSY FLAG, before reading the time data. In this case, the data can be read only when the CONTROL REGISTER 2 is $(D_3, D_2, D_1, D_0) = (x, 0, x, x)$. When the BUSY FLAG is "1", there is a possibility that a carry will occur from the time counter. Delay reading the time until the BUSY FLAG is cleared to "0".

Figure 3-4 shows this procedure.

Figure 3-4. Reading Time with BUSY FLAG




(3) Using CLK WAIT/CLK START command

By using the CLK control command of the CONTROL REGISTER 1, disable the carry from occurring while the time data is read.

Time is not delayed if the CLK START command is issued **within 0.5 seconds** after the CLK WAIT command is issued. Figure 3-5 shows this procedure.


This method is supported only by the μ PD4991A in NEC's real-time clock IC series.

Figure 3-5. Reading Time with CLK WAIT/CLK START



(4) Reading two times


Read the time data two times. If the two values coincide, take that value as the correct value. This procedure is shown in Figure 3-6.

Figure 3-6. Reading Time Two Times

3.2 Setting Alarm Time

The alarm register can be rewritten at any time because it is independent of the time counter. Figure 3-7 shows the procedure for rewriting the alarm register.

Figure 3-7. Setting Alarm Time




The alarm coincidence signal does not have to be selected every time unless the alarm coincidence signal is changed.

3.3 Setting Interval Timer

Because the interval timer is independent of the time counter, it can be stopped, resumed, or reset irrespective of the time counter operation. In the BASIC TIME MODE (MODE REG. \leftarrow 3H), however, an error occurs in the interval timer if the CLOCK RESET command is executed. To execute this command, therefore, use the BASIC TIME MODE (MODE REG. \leftarrow 0H) (for details, refer to **2.3.1 BASIC TIME MODE**).

Figure 3-8 shows the procedure of setting the interval timer.

Figure 3-8. Setting Interval Timer



The interval timer does not have to be selected every time unless the interval signal is changed.

[MEMO]

CHAPTER 4 ELECTRICAL SPECIFICATIONS AND INTERFACE


4.1 Crystal Oscillation Circuit

The μ PD4991A has an oscillation circuit consisting of one CMOS inverter stage, feedback resistor R_f , and oscillation stabilization resistor R_D .

Figure 4-1 shows the equivalent circuit. The oscillation frequency is determined by external load capacitances C_G and C_D , and crystal resonator.

Because X_{IN} and X_{OUT} has stray capacitance in addition to C_G and C_D , either C_G or C_D must be adjusted (whichever it may be).

Figure 4-1. Crystal Oscillation Circuit of μ PD4991A



Connect point A in Figure 4-1 to V_{DD} or V_{SS} of the μ PD4991A. Whether it is connected to V_{DD} or V_{SS} does not make much difference in terms of characteristics.

Keep the wiring of the crystal resonator as short as possible. If the wiring length is too long, oscillation may be unstable, and the accuracy of the watch may be affected by external noise.

4.2 Oscillation Characteristics and Accuracy

The accuracy of the watch is always determined by the accuracy of the oscillation frequency. If the oscillation frequency changes by 100 ppm from 32.768 kHz, the watch accuracy is accordingly changed by 100 ppm. The oscillation frequency changes with the load capacitance, temperature, and supply voltage.

The dependencies of the oscillation frequency on these parameters are explained below.

4.2.1 Dependency on capacitance

Figure 4-3 shows the dependency of oscillation frequency f of on load capacitance C_G (which is measured with 2048 Hz output to TP1) where $C_D = 20$ pF, $T_A = 25$ °C, and $V_{DD} = 5$ V in the test circuit shown in Figure 4-2.

If C_G and C_D are too high (50 pF or more), the oscillation characteristics are degraded at a low voltage. Note that Figure 4-3 is only for reference, and that the characteristics vary depending on the crystal resonator used and the stray capacitance of the board.

Figure 4-2. Test Circuit for Dependency on Capacitance






Figure 4-3. Oscillation Frequency f vs. Load Capacitance C_G



4.2.2 Dependency on temperature


The oscillation frequency heavily fluctuates with temperature as shown in Figure 4-5. The temperature characteristics show a negative quadratic curve peaking at around 25 °C. These characteristics are of a tuning fork crystal resonator.

Figure 4-4. Test Circuit for Dependency on Temperature



X : 32.768 kHz ($C_r \approx 20 \text{ k}\Omega$)
 Nihon Dempa Kogyo Co., Ltd. MX-38T
 C = 10 μF Tantalum electrolytic

Figure 4-5. Oscillation Frequency f vs. Ambient Temperature T_A




4.2.3 Dependency on supply voltage

The oscillation characteristics also vary with supply voltage V_{DD} . The closer the supply voltage for back up is to the voltage for access, the higher the watch accuracy.

The higher C_G and C_D , the better the dependency on the supply voltage, but the worse the oscillation characteristics at a low voltage (oscillation start voltage and oscillation maintain voltage).

Figure 4-6. Oscillation Frequency f vs. Supply Voltage V_{DD}



4.3 Adjusting Oscillation Frequency


The accuracy of the watch depends on the stability of the oscillation frequency. In the actual operating conditions, however, it is mostly determined by the accuracy of adjustment of the oscillation frequency. To improve the accuracy, therefore, adjustment is essential.

C_G or C_D is used as a trimmer capacitor. To make an adjustment, the alarm coincidence signal is output to TP1 or the interval signal is output to TP2. While this signal is measured with a frequency counter or cycle counter, adjust the trimmer capacitor so that the frequency reaches the specified value or that the specified cycle is reached.

Be sure to use TP1 or TP2 for measurement.

If a test probe touches X_{IN} or X_{OUT} , oscillation may be stopped or the oscillation frequency may change because of the capacitance of the probe, making correct measurement impossible.

Figure 4-7. Adjusting Oscillation Frequency



Caution Because the interval timer does not output an accurate 0.1-second interval signal, this signal should not be used for adjusting the oscillation frequency.

To output 2048 Hz to TP1, for example, the counter must be able to read 2048.00 ± 0.02 Hz to ensure an adjustment accuracy of ± 10 ppm. Similarly, when the 1-second interval signal is output to TP2, $1.000\ 00 \pm 0.000\ 01$ sec. must be directly read.

4.4 Back-up Circuit

Because the μ PD4991A is a CMOS IC, it can provide a back-up operation with a low-voltage battery. Figure 4-8 shows an example of using a Ni-Cd battery for back-up, and Figure 4-9 shows an example of using a super capacitor (high-capacitance, electric double-layer capacitor).

Figure 4-8. Example of Back-up Circuit Using Ni-Cd Battery





Figure 4-9. Example of Back-up Circuit Using Super Capacitor



If a 1.0-F super capacitor (such as FY0Z105) is used, the μ PD4991A can be backed up for several days.

4.5 Power-fail Circuit

While the μ PD4991A is backed up, the CS₂ pin must be fixed to low to inhibit access from an external device.

The power-fail circuit fixes CS₂ to low when the voltage of the +5-V power supply drops below the operating voltage of the CPU (for example, 4.5 V or lower), and must keep CS₂ low until the CPU starts operating again (refer to **Figure 4-10**).

Figure 4-11 shows a simple power-fail circuit that consists of a Zener diode and transistors. Figure 4-12 shows an example where the μ PC2260V power IC with reset function is used.

Figure 4-10. Back-up Status and CS₂ Pin Voltage




Figure 4-11. Power-Fail Circuit (Simple type)





Figure 4-12. Power-Fail Circuit (with $\mu\text{PC2260V}$)

C: For delay time of reset
(0 to 0.47 μF)
About 30 ms until reset recovery at 0.1 μF

When the $\mu\text{PC2260V}$ is used, the power supply circuit and power-fail circuit of the system can be simplified, contributing to miniaturization and cost reduction.

[MEMO]

APPENDIX

Appendix 1. Specifications of μ PD4991A

Absolute Maximum Ratings ($V_{SS} = 0$ V)

Parameter	Symbol	Ratings	Unit
Supply voltage	V_{DD}	-0.3 to 7.0	V
Input voltage range	V_{IN}	-0.3 to $V_{DD} + 0.3$	V
Output pin voltage	V_{OUT}	7.0	V
Low-level output current (N-ch open drain)	I_{OUT}	30	mA
Operating temperature range	T_A	-40 to +85	°C
Storage temperature range	T_{stg}	-65 to +125	°C

Electrical Specifications ($V_{SS} = 0$ V, $f = 32.768$ kHz, $C_G = C_D = 20$ pF, $C_i = 20$ k Ω , $T_A = -40$ to +85 °C)


Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Operating voltage range	V_{DD}		2.0		5.5	V
High-level input voltage	V_{IH}		0.7 V_{DD}		V_{DD}	V
Low-level input voltage	V_{IL}		V_{SS}		0.3 V_{DD}	V
Current consumption	I_{DD}	$V_{DD} = 3.6$ V, $V_{IN} = V_{SS}$, $T_A = -40$ to 70 °C		5	14	μ A
Current consumption	I_{DD}	$V_{DD} = 2.4$ V, $V_{IN} = V_{SS}$, $T_A = -40$ to 70 °C		2	6	μ A
High-level input leakage current	I_{LIH}	$V_{DD} = 5.5$ V, $V_{IN} = V_{DD}$			+1.0	μ A
Low-level input leakage current	I_{LIL}	$V_{DD} = 5.5$ V, $V_{IN} = V_{SS}$			-1.0	μ A
High-level output voltage	V_{OH}	$I_{OH} = -1.0$ mA	2.4			V
Low-level output voltage	V_{OL1}	$I_{OL} = 2.0$ mA			0.4	V
Low-level output voltage	V_{OL2}	$I_{OL} = 1.0$ mA (Nch Open Drain)			0.4	V
High-level leakage current	I_{LOH}	$TP_{out} = V_{DD}$ (Nch Open Drain)			1.0	μ A

AC Characteristics


Write cycle (Unless otherwise specified, $V_{DD} = 5$ V \pm 10%, $T_A = -40$ to +85 °C)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Cycle time	t_{WC}		150			ns
\overline{CS} - \overline{WE} reset time	t_{CW}		120			
Address - \overline{WE} reset time	t_{AW}		120			
Address - \overline{WE} setup time	t_{AS}		0			
Write pulse width	t_{WP}		90			
Address hold time	t_{WR}		20			
Input data setup time	t_{DW}		50			
Input data hold time	t_{DH}		0			
\overline{WE} - output floating time	t_{WHZ}				50	

Write cycle timing 1




Write cycle timing 2 ($\overline{OE} = V_{IL}$)




Read cycle (Unless otherwise specified, $V_{DD} = 5 V \pm 10\%$, $T_A = -40$ to $+85$ °C)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Cycle time	t_{RC}		150			ns
Address access time	t_{AA}				150	
\overline{CS} - access time	t_{ACS}				150	
\overline{OE} - output delay time	t_{OE}				75	
\overline{OE} - output delay time	t_{OLZ}		5			
\overline{OE} - output delay time	t_{OHZ}				50	
Output hold time	t_{OH}		15			
\overline{CS} - output setup time	t_{CLZ}		10			
\overline{CS} - output floating time	t_{CHZ}		5			

Read cycle timing 1




Read cycle timing 2



Appendix 2. Package Drawing

18PIN PLASTIC DIP (300 mil)




NOTES

- 1) Each lead centerline is located within 0.25 mm (0.01 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
A	22.86 MAX.	0.900 MAX.
B	1.27 MAX.	0.050 MAX.
C	2.54 (T.P.)	0.100 (T.P.)
D	0.50±0.10	0.020 ^{+0.004} _{-0.005}
F	1.2 MIN.	0.047 MIN.
G	3.5±0.3	0.138±0.012
H	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	7.62 (T.P.)	0.300 (T.P.)
L	6.4	0.252
M	0.25 ^{+0.10} _{-0.05}	0.010 ^{+0.004} _{-0.003}
N	0.25	0.01
P	1.0 MIN.	0.039 MIN.
R	0~15°	0~15°

P18C-100-300A,C-1

20 PIN PLASTIC SOP (300 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	12.7±0.3	0.500±0.012
B	0.78 MAX.	0.031 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.42 ^{+0.08} _{-0.07}	0.017 ^{+0.003} _{-0.004}
E	0.1±0.1	0.004±0.004
F	1.8 MAX.	0.071 MAX.
G	1.55±0.05	0.061±0.002
H	7.7±0.3	0.303±0.012
I	5.6±0.2	0.220 ^{+0.009} _{-0.008}
J	1.1	0.043
K	0.22 ^{+0.08} _{-0.07}	0.009 ^{+0.003} _{-0.004}
L	0.6±0.2	0.024 ^{+0.008} _{-0.009}
M	0.12	0.005
N	0.10	0.004
P	3° ^{+7°} _{-3°}	3° ^{+7°} _{-3°}

P20GM-50-300B, C-5


Appendix 3. Differences between μ PD4991 and μ PD4991A

The μ PD4991A improves the characteristics of the μ PD4991. The differences between the two are as follows:


1. Specifications

Parameter	Symbol	μ PD4991	μ PD4991A	Remark
Current consumption	I_{DD}	20 μ A MAX.	14 μ A MAX.	$V_{DD} = 3.6$ V
Current consumption	I_{DD}	15 μ A MAX.	—	$V_{DD} = 3.0$ V
Current consumption	I_{DD}	—	6 μ A MAX.	$V_{DD} = 2.4$ V
Input data setup time	t_{DW}	0 ns MIN.	50 ns MIN.	Specification differs
Input data hold time	t_{DH}	0 ns MIN.	0 ns MIN.	Specification differs


Dynamic Current Consumption



AC Timing Specification of μ PD4991



AC Timing Specification of μ PD4991A



2. Function

Parameter	μ PD4991	μ PD4991A
Valid range of ± 30 s ADJUST	Units digit of second to units digit of minute (no carry to tens digit of minute)	All digits
BUSY flag on execution of ± 30 s ADJUST flag	Not BUSY	BUSY until carry occurs from all digits
D_3 bit of CONTROL REGISTER 1	NOP	CLOCK WAIT

CLOCK WAIT and CLOCK STOP bits

Both these bits inhibit input of the clock (1 Hz) to the watch counter and stop the watch. The CLOCK STOP bit is used to set time of the watch (be sure to stop the watch when setting the time).

The CLOCK WAIT bit is used to prevent the CPU from reading the wrong data when a count is generated while the time is being read (the time is read by using the BUSY signal or by reading it two times, without using the CLOCK WAIT).

Even after the watch has been stopped by CLOCK STOP or CLOCK WAIT, the real time is not delayed if CLOCK RUN is executed within 0.5 second.

[MEMO]

Facsimile Message

From:

Name

Company

Tel.

FAX

Address

Although NEC has taken all possible steps to ensure that the documentation supplied to our customers is complete, bug free and up-to-date, we readily accept that errors may occur. Despite all the care and precautions we've taken, you may encounter problems in the documentation. Please complete this form whenever you'd like to report errors or suggest improvements to us.

Thank you for your kind support.

North America

NEC Electronics Inc.
Corporate Communications Dept.
Fax: 1-800-729-9288
1-408-588-6130

Hong Kong, Philippines, Oceania

NEC Electronics Hong Kong Ltd.
Fax: +852-2886-9022/9044

Asian Nations except Philippines

NEC Electronics Singapore Pte. Ltd.
Fax: +65-250-3583

Europe

NEC Electronics (Europe) GmbH
Technical Documentation Dept.
Fax: +49-211-6503-274

Korea

NEC Electronics Hong Kong Ltd.
Seoul Branch
Fax: 02-528-4411

Japan

NEC Corporation
Semiconductor Solution Engineering Division
Technical Information Support Dept.
Fax: 044-548-7900

South America

NEC do Brasil S.A.
Fax: +55-11-6465-6829

Taiwan

NEC Electronics Taiwan Ltd.
Fax: 02-719-5951

I would like to report the following error/make the following suggestion:

Document title: _____

Document number: _____ Page number: _____

If possible, please fax the referenced page or drawing.

Document Rating	Excellent	Good	Acceptable	Poor
Clarity	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Technical Accuracy	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
Organization	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>