

ICS8536I-33

Low Skew, 1-to-6, Crystal Oscillator/LVCMOS-to-3.3V LVPECL/LVCMOS Fanout Buffer

GENERAL DESCRIPTION



The ICS8536I-33 is a low skew, high performance 1-to-6 Crystal Oscillator/LVCMOS-to-3.3V LVPECL/LVCMOS fanout buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The


ICS8536I-33 has selectable single ended clock or crystal inputs. The single ended clock input accepts LVCMOS or LVTTL input levels and translate them to 3.3V LVPECL levels. The output enable is internally synchronized to eliminate runt pulses on the outputs during asynchronous assertion/deassertion of the clock enable pin.

Guaranteed output and part-to-part skew characteristics make the ICS8536I-33 ideal for those applications demanding well defined performance and repeatability.


FEATURES

- Three differential 3.3V LVPECL outputs, and three single ended 2.5V LVCMOS outputs
- Selectable LVCMOS/LVTTL CLK or crystal inputs
- CLK can accept the following input levels: LVCMOS, LVTTL
- Crystal frequency: 25MHz
- Maximum output frequency: 266MHz
- Output skew: 55ps (typical)
- Part-to-part skew: 800ps (typical)
- Propagation delay: 1.65ns (typical)
- Additive phase jitter, RMS: 0.16ps (typical)
- LVPECL output, 3.3V operating supply LVCMOS output, 2.5V operating supply
- -40°C to 85°C ambient operating temperature
- Available in both standard and lead-free RoHS-compliant packages

BLOCK DIAGRAM



PIN ASSIGNMENT



ICS8536I-33
20-Lead TSSOP
6.5mm x 4.4mm x 0.92mm package body
G Package
Top View

The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.

Integrated Circuit Systems, Inc.

ICS8536I-33

Low Skew, 1-to-6, Crystal Oscillator/LVCMOS-to-3.3V LVPECL/LVCMOS Fanout Buffer

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ty	уре	Description
1	CLK_EN	Input	Pullup	Synchronizing clock enable. When HIGH, clock outputs follows clock input. When LOW, Q outputs are forced low, nQ0 output is forced high. LVCMOS / LVTTL interface levels.
2, 3	XTAL_IN, XTAL_OUT	Input		Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output.
4	V_{cc}	Power		Positive supply pins.
5	CLK	Input	Pulldown	Clock input. LVCMOS / LVTTL interface levels.
6	CLK_SEL	Input	Pullup	Clock select input. When HIGH, selects XTAL inputs. When LOW, selects CLK input. LVCMOS / LVTTL interface levels.
7, 15, 20	$V_{\sf EE}$	Power		Negative supply pin.
8, 9	Q0, nQ0	Output		Differential clock outputs. LVPECL interface levels.
10	V _{CCO_LVPECL}	Power		Output power supply mode for LVPECL clock outputs.
11, 12	Q1, nQ1	Output		Differential clock outputs. LVPECL interface levels.
13, 14	Q2, nQ2	Output		Differential clock outputs. LVPECL interface levels.
16, 18, 19	Q3, Q4, Q5	Output		Single ended clock outputs. LVCMOS / LVTTL interface levels.
17	V _{CCO LVCMOS}	Power		Output power supply mode for LVCMOS / LVTTL clock outputs.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		рF
C _{PD}	Power Dissipation Capacitance (per output)			TBD		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ



ICS8536I-33

Low Skew, 1-to-6, Crystal Oscillator/LVCMOS-to-3.3V LVPECL/LVCMOS Fanout Buffer

TABLE 3A. CONTROL INPUT FUNCTION TABLE

	Inputs		Outputs				
CLK_EN	CLK_SEL	Selected Source	Q0:Q2	nQ0:nQ2	Q3:Q5		
0	0	CLK	Disabled; LOW	Disabled; HIGH	Disabled; LOW		
0	1	XTAL_IN, XTAL_OUT	Disabled; LOW	Disabled; HIGH	Disabled; LOW		
1	0	CLK	Enabled	Enabled	Enabled		
1	1	XTAL_IN, XTAL_OUT	Enabled	Enabled	Enabled		

After CLK_EN switches, the clock outputs are disabled or enabled following a rising and falling input clock or crystal oscillator edge as shown in Figure 1.

In the active mode, the state of the outputs are a function of the CLK input as described in Table 3B.




FIGURE 1. CLK EN TIMING DIAGRAM

TABLE 3B. CLOCK INPUT FUNCTION TABLE

Inputs	Outputs				
CLK	Q0:Q2	nQ0:nQ2	Q3:Q5		
0	LOW	HIGH	LOW		
1	HIGH	LOW	HIGH		



ICS8536I-33

Low Skew, 1-to-6, Crystal Oscillator/LVCMOS-to-3.3V LVPECL/LVCMOS Fanout Buffer

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{CC} 4.6V

Inputs, $V_{L}(LVCMOS)$ -0.5V to $V_{CC} + 0.5 V$

Outputs, V_{O} (LVCMOS) -0.5V to V_{CCO_LVCMOS} + 0.5V

Inputs, V_1 (LVPECL) -0.5V to $V_{CC} + 0.5V$

Outputs, I_O (LVPECL)

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance, θ_{JA} 73.2°C/W (0 Ifpm) Storage Temperature, T_{STG} -65°C to 150°C NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{CC} = V_{CCO\ LVPECL} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Power Supply Voltage		3.135	3.3	3.465	V
V _{CCO_LVPECL}	Power Supply Voltage		3.135	3.3	3.465	V
I _{EE}	Power Supply Current			123		mA
I _{CCO_LVPECL}	Power Supply Current			10		mA

Table 4B. Power Supply DC Characteristics, $V_{CC} = V_{CCO_LVCMOS} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Power Supply Voltage		2.375	2.5	2.625	V
V _{CCO_LVCMOS}	Power Supply Voltage		2.375	2.5	2.625	V
I _{EE}	Power Supply Current			29		mA
I _{CCO_LVCMOS}	Power Supply Current			60		mA

Integrated Circuit Systems, Inc.

ICS8536I-33

Low Skew, 1-to-6, Crystal Oscillator/LVCMOS-to-3.3V LVPECL/LVCMOS Fanout Buffer

 $\textbf{TABLE 4C. LVCMOS/LVTTL DC CHARACTERISTICS, V}_{\text{CC}} = 3.3 \text{V} \pm 5\% \text{ or } 2.5 \text{V} \pm 5\%, \text{V}_{\text{CCO LVCMOS}} = 2.5 \text{V} \pm 5\%, \text{TA} = -40^{\circ}\text{C to } 85^{\circ}\text{C}$

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Vol	togo	V _{CC} = 3.3V	2		V _{cc} + 0.3	V
V _{IH}	Input High Vol	lage	$V_{CC} = 2.5V$	1.7		V _{cc} + 0.3	V
V	Input Low Volt	2000	$V_{CC} = 3.3V$	-0.3		0.8	V
V _{IL}	Input Low Volt	age	$V_{CC} = 2.5V$	-0.3		0.7	V
V _{HYS}	Input Hysteresis	CLK_EN, CLK_SEL		100			mV
	Input	CLK	$V_{CC} = V_{IN} = 3.465V \text{ or } 2.625V$			150	μΑ
I _{IH}	High Current	CLK_EN, CLK_SEL	$V_{CC} = V_{IN} = 3.465V \text{ or } 2.625V$			5	μA
	Input	CLK	$V_{CC} = 3.465V \text{ or } 2.625V, V_{IN} = 0V$	-5			μΑ
I _{IL}	Low Current	CLK_EN, CLK_SEL	$V_{CC} = 3.465V \text{ or } 2.625V, V_{IN} = 0V$	-150			μΑ
V _{OH}	Output High V	oltage; NOTE 1	$V_{CCO_LVCMOS} = 2.625V$	1.8			V
V _{OL}	Output Low Vo	oltage; NOTE 1	$V_{CCO_LVCMOS} = 2.625V$			0.5	V

NOTE 1: Outputs terminated with 50Ω to $V_{\text{CCO_LVCMOS}}/2$. See Parameter Measurement Information Section. "LVCMOS Output Load Test circuit" diagram.

Table 4D. LVPECL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, $V_{CCO_LVPECL} = 3.3V \pm 5\%$, Ta = -40°C to 85°C t

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{OH}	Output High Voltage; NOTE 1		V _{CCO_LVPECL} - 1.4		V _{CCO_LVPECL} - 0.9	V
V _{OL}	Output Low Voltage; NOTE 1		V _{CCO_LVPECL} - 2.0		V _{CCO_LVPECL} - 1.7	V
V _{SWING}	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50 Ω to $\rm V_{\rm CCO\ LVPECL}$ - 2V.

TABLE 5. CRYSTAL CHARACTERISTICS

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation		Fundamental			
Frequency		12		40	MHz
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF
Drive Level				1	mW

Integrated Circuit Systems, Inc.

ICS8536I-33

Low Skew, 1-to-6, Crystal Oscillator/LVCMOS-to-3.3V LVPECL/LVCMOS Fanout Buffer

Table 6A. LVPECL AC Characteristics, $V_{CC} = V_{CCO, IVPECL} = 3.3V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				266	MHz
t _{PD}	Propagation Delay; NOTE 1			1.65		ns
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section	155.52MHz, (Integration Range: 12kHz - 20MHz)		0.16		ps
tsk(bk-bk)	Bank-to-Bank Skew; NOTE 2			1		ns
tsk(o)	Output Skew; NOTE 3, 5			55		ps
tsk(pp)	Part-to-Part Skew; NOTE 4, 5			800		ps
t _R /t _F	Output Rise/Fall Time	20% to 80%		450		ps
odc	Output Duty Cycle			45		%

All parameters measured at $f \le 266$ MHz unless noted otherwise.

NOTE 1: Measured from the $V_{cco}/2$ of the input to the differential output crossing point.

NOTE 2: Measured from the crosspoint of the differential output to $V_{\text{cco}}/2$ of LVCMOS output using typical voltage.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.

NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

Table 6B. LVCMOS AC Characteristics, $V_{CC} = V_{CCO_LVCMOS} = 2.5V \pm 5\%$, Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				266	MHz
t _{PD}	Propagation Delay; NOTE 1			2.55		ns
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter Section	155.52MHz, (Integration Range: 12kHz - 20MHz)		0.16		ps
tsk(bk-bk)	Bank-to-Bank Skew; NOTE 2			1		ns
tsk(o)	Output Skew; NOTE 3, 5			75		ps
tsk(pp)	Part-to-Part Skew; NOTE 4, 5			800		ps
t _R /t _F	Output Rise/Fall Time	20% to 80%		550		ps
odc	Output Duty Cycle			60		%

All parameters measured at $f \le 266$ MHz unless noted otherwise.

NOTE 1: Measured from the $V_{cco}/2$ of the input to the differential output crossing point.

NOTE 2: Measured from the crosspoint of the differential output to V_{cco}/2 of LVCMOS output using typical voltage.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.

NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.


NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.




ICS8536I-33

Low Skew, 1-to-6, Crystal Oscillator/LVCMOS-to-3.3V LVPECL/LVCMOS FANOUT BUFFER


PARAMETER MEASUREMENT INFORMATION






3.3V LVPECL OUTPUT LOAD ACTEST CIRCUIT


2.5V LVCMOS OUTPUT LOAD ACTEST CIRCUIT






LVPECL PROPAGATION DELAY

LVCMOS Propagation Delay






LVPECL OUTPUT SKEW


LVCMOS OUTPUT SKEW

Integrated Circuit Systems, Inc.

ICS8536I-33


Low Skew, 1-to-6, Crystal Oscillator/LVCMOS-to-3.3V LVPECL/LVCMOS Fanout Buffer






LVPECL OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD


LVCMOS OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD





LVPECL OUTPUT RISE/FALL TIME

LVCMOS OUTPUT RISE/FALLTIME



BANK SKEW



ICS8536I-33

Low Skew, 1-to-6, Crystal Oscillator/LVCMOS-to-3.3V LVPECL/LVCMOS Fanout Buffer

APPLICATION INFORMATION

RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS:

CRYSTAL INPUT:

For applications not requiring the use of the crystal oscillator input, both XTAL_IN and XTAL_OUT can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from XTAL_IN to ground.

CLK INPUT:

For applications not requiring the use of a clock input, it can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from the CLK input to ground.

LVCMOS CONTROL PINS:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

OUTPUTS:

LVCMOS OUTPUT:

All unused LVCMOS output can be left floating. There should be no trace attached.


LVPECL OUTPUT

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

CRYSTAL INPUT INTERFACE

The ICS8536I-33 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 2* below were determined using an 18pF parallel resonant crystal and were chosen to minimize the ppm error. These same capacitor values will tune any

18pF parallel resonant crystal over the frequency range and other parameters specified in this data sheet. The optimum C1 and C2 values can be slightly adjusted for different board layouts.





ICS8536I-33

Low Skew, 1-to-6, Crystal Oscillator/LVCMOS-to-3.3V LVPECL/LVCMOS Fanout Buffer

TERMINATION FOR LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are

designed to drive 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 3A. LVPECL OUTPUT TERMINATION




FIGURE 3B. LVPECL OUTPUT TERMINATION



ICS8536I-33

Low Skew, 1-to-6, Crystal Oscillator/LVCMOS-to-3.3V LVPECL/LVCMOS Fanout Buffer

Power Considerations

This section provides information on power dissipation and junction temperature for the ICS8536I-33. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS8536I-33 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC MAX} * I_{EE MAX} = 3.465V * 123mA = 426.2mW
- Power (outputs)_{MAX} = 30mW/Loaded Output pair
 If all outputs are loaded, the total power is 3 * 30mW = 90mW

Total Power MAX (3.465V, with all outputs switching) = 426.2mW + 90mW = 516.2mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS TM devices is 125°C.

The equation for Tj is as follows: Tj = θ_{IA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{IA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A =$ Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance $\theta_{\rm JA}$ must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 66.6° C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is: $85^{\circ}\text{C} + 0.516\text{W} * 66.6^{\circ}\text{C/W} = 119.4^{\circ}\text{C}$. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 7. Thermal Resistance θ_{JA} for 20-pin TSSOP, Forced Convection

$\theta_{_{JA}}$ by Velocity (Linear Feet per Minute)

0200500Single-Layer PCB, JEDEC Standard Test Boards114.5°C/W98.0°C/W88.0°C/WMulti-Layer PCB, JEDEC Standard Test Boards73.2°C/W66.6°C/W63.5°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.


ICS8536I-33

Low Skew, 1-to-6, Crystal Oscillator/LVCMOS-to-3.3V LVPECL/LVCMOS Fanout Buffer

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 4.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{CC} - 2V.

• For logic high,
$$V_{OUT} = V_{OH_MAX} = V_{CC_MAX} - 0.9V$$

$$(V_{CC_MAX} - V_{OH_MAX}) = 0.9V$$

• For logic low, $V_{OUT} = V_{OL_MAX} = V_{CC_MAX} - 1.7V$

$$(V_{CC_MAX} - V_{OL_MAX}) = 1.7V$$

 $\label{pd_H} \mbox{Pd_H is power dissipation when the output drives high.}$

Pd_L is the power dissipation when the output drives low.

$$Pd_H = [(V_{OH_MAX} - (V_{CC_MAX} - 2V))/R_{L}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - (V_{CC_MAX} - V_{OH_MAX}))/R_{L}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - 0.9V)/50\Omega] * 0.9V = \textbf{19.8mW}$$

$$Pd_L = [(V_{OL_MAX} - (V_{CC_MAX} - 2V))/R_{L}] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - (V_{CC_MAX} - V_{OL_MAX}))/R_{L}] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd_H + Pd_L = 30mW



ICS8536I-33

Low Skew, 1-to-6, Crystal Oscillator/LVCMOS-to-3.3V LVPECL/LVCMOS Fanout Buffer

RELIABILITY INFORMATION

Table 8. $\theta_{\text{JA}} \text{vs. Air Flow Table for 20 Lead TSSOP}$

θ_{JA} by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	114.5°C/W	98.0°C/W	88.0°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	73.2°C/W	66.6°C/W	63.5°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS8536I-33 is: 550

ICS8536I-33

Low Skew, 1-to-6, Crystal Oscillator/LVCMOS-to-3.3V LVPECL/LVCMOS Fanout Buffer

PACKAGE OUTLINE - G SUFFIX FOR 20 LEAD TSSOP




TABLE 9. PACKAGE DIMENSIONS

SYMBOL	Millimeters		
	MIN	MAX	
N	20		
А		1.20	
A1	0.05	0.15	
A2	0.80	1.05	
b	0.19	0.30	
С	0.09	0.20	
D	6.40	6.60	
Е	6.40 BASIC		
E1	4.30	4.50	
е	0.65 BASIC		
L	0.45	0.75	
α	0°	8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-153



ICS8536I-33

Low Skew, 1-to-6, Crystal Oscillator/LVCMOS-to-3.3V LVPECL/LVCMOS Fanout Buffer

TABLE 10. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS8536AGI-33	ICS8536AGI33	20 lead TSSOP	tube	-40°C to 85°C
ICS8536AGI-33T	ICS8536AGI33	20 lead TSSOP	2500 tape & reel	-40°C to 85°C
ICS8536AGI-33LF	ICS8536Al33L	20 lead "Lead-Free" TSSOP	tube	-40°C to 85°C
ICS8536AGI-33LFT	ICS8536Al33L	20 lead "Lead-Free" TSSOP	2500 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

The aforementioned trademark, HiPerClockS is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.