

## LOW SKEW, 1-TO-10, DIFFERENTIAL-TO-2.5V, 3.3V LVPECL/ECL FANOUT BUFFER

ICS853111B

#### GENERAL DESCRIPTION




The ICS853111B is a low skew, high performance 1-to-10 Differential-to-2.5V/3.3V LVPECL/ECL Fanout Buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS853111B

is characterized to operate from either a 2.5V or a 3.3V power supply. Guaranteed output and part-to-part skew characteristics make the ICS853111B ideal for those clock distribution applications demanding well defined performance and repeatability.


#### **F**EATURES

- Ten differential 2.5V/3.3V LVPECL / ECL outputs
- Two selectable differential input pairs
- PCLKx, nPCLKx pairs can accept the following differential input levels: LVPECL, LVDS, CML, SSTL
- Maximum output frequency: >3GHz
- Translates any single ended input signal to 3.3V LVPECL levels with resistor bias on nPCLK input
- Output skew: 20ps (typical)
- Part-to-part skew: 85ps (typical)
- Propagation delay: 495ps (typical)
- Jitter, RMS: < 0.03ps (typical)
- LVPECL mode operating voltage supply range:  $V_{\rm CC} = 2.375 {\rm V}$  to 3.8V,  $V_{\rm FE} = 0 {\rm V}$
- ECL mode operating voltage supply range:  $V_{CC} = 0V$ ,  $V_{EE} = -3.8V$  to -2.375V
- -40°C to 85°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

## **BLOCK DIAGRAM**



## PIN ASSIGNMENT



32-Lead TQFP, E-PAD
7mm x 7mm x 1.0mm package body
Y Package
Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name		Туре	Description
1	V <sub>cc</sub>	Power		Positive supply pin.
2	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects PCLK1, nPCLK1 inputs. When LOW, selects PCLK0, nPCLK0 inputs. LVPECL interface levels.
3	PCLK0	Input	Pulldown	Non-inverting differential clock input.
4	nPCLK0	Input	Pullup/Pulldown	Inverting differential LVPECL clock input. $V_{cc}/2$ default when left floating.
5	$V_{_{\mathrm{BB}}}$	Output		Bias voltage.
6	PCLK1	Input	Pulldown	Non-inverting differential clock input.
7	nPCLK1	Input	Pullup/Pulldown	Inverting differential LVPECL clock input.  V <sub>cc</sub> /2 default when left floating.
8	$V_{\sf EE}$	Power		Negative supply pin.
9, 16, 25, 32	V <sub>cco</sub>	Power		Output supply pins.
10, 11	nQ9, Q9	Output		Differential output pair. LVPECL interface levels.
12, 13	nQ8, Q8	Output		Differential output pair. LVPECL interface levels.
14, 15	nQ7, Q7	Output		Differential output pair. LVPECL interface levels.
17, 18	nQ6, Q6	Output		Differential output pair. LVPECL interface levels.
19, 20	nQ5, Q5	Output		Differential output pair. LVPECL interface levels.
21, 22	nQ4, Q4	Output		Differential output pair. LVPECL interface levels.
23, 24	nQ3, Q3	Output		Differential output pair. LVPECL interface levels.
26, 27	nQ2, Q2	Output		Differential output pair. LVPECL interface levels.
28, 29	nQ1, Q1	Output		Differential output pair. LVPECL interface levels.
30, 31	nQ0, Q0	Output		Differential output pair. LVPECL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			75		kΩ
R <sub>VCC/2</sub>	Pullup/Pulldown Resistors			50		kΩ

TABLE 3A. CLOCK INPUT FUNCTION TABLE

Inp	outs	Out	tputs	Innut to Output Made	Delevity	
PCLKx	nPCLKx	Q0:Q9	nQ0:Q9	Input to Output Mode	Polarity	
0	1	LOW	HIGH	Differential to Differential	Non Inverting	
1	0	HIGH	LOW	Differential to Differential	Non Inverting	
0	Biased; NOTE 1	LOW	HIGH	Single Ended to Differential	Non Inverting	
1	Biased; NOTE 1	HIGH	LOW	Single Ended to Differential	Non Inverting	
Biased; NOTE 1	0	HIGH	LOW	Single Ended to Differential	Inverting	
Biased; NOTE 1	1	LOW	HIGH	Single Ended to Differential	Inverting	

NOTE 1: Please refer to the Application Information, "Wiring the Differential Input to Accept Single Ended Levels".

TABLE 3B. CONTROL INPUT FUNCTION TABLE

Inputs						
CLK_SEL Selected Source						
0	PCLK0, nPCLK0					
1	PCLK1, nPCLK1					

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>cc</sub> 4.6V (LVPECL mode,  $V_{EE} = 0$ ) Negative Supply Voltage,  $V_{\text{EE}}$ -4.6V (ECL mode,  $V_{CC} = 0$ )

Inputs, V, (LVPECL mode) -0.5V to  $V_{cc} + 0.5 V$ Inputs, V, (ECL mode) 0.5V to  $V_{EE}$  - 0.5V

Outputs, I

Continuous Current 50mA 100mA Surge Current V<sub>BB</sub> Sink/Source, I<sub>BB</sub> ± 0.5mA

Operating Temperature Range, T, -40°C to +85°C Storage Temperature, T<sub>STG</sub> -65°C to 150°C Package Thermal Impedance,  $\theta_{JA}$  49.5°C/W (0 Ifpm)

(Junction-to-Ambient)

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{CC} = 2.375V$  to 3.8V;  $V_{EE} = 0V$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Positive Supply Voltage		2.375	3.3	3.8	V
I <sub>EE</sub>	Power Supply Current			120		mA

Table 4B. LVPECL DC Characteristics,  $V_{CC} = 3.3V$ ;  $V_{EE} = 0V$ 

Cumbal	Dawamatan	Parameter		-40°C			25°C			85°C		I Inside
Symbol	Parameter			Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
V <sub>OH</sub>	Output High V	oltage; NOTE 1	2.175	2.275	2.38	2.225	2.295	2.37	2.295	2.33	2.365	V
V <sub>OL</sub>	Output Low Vo	oltage; NOTE 1	1.405	1.545	1.68	1.425	1.52	1.615	1.44	1.535	1.63	V
V <sub>IH</sub>	Input High Vol	tage(Single-Ended)	2.075		2.36	2.075		2.36	2.075		2.36	V
V <sub>IL</sub>	Input Low Voltage(Single-Ended)		1.43		1.765	1.43		1.765	1.43		1.765	V
V <sub>BB</sub>	Output Voltage Reference; NOTE 2		1.86		1.98	1.86		1.98	1.86		1.98	V
V <sub>PP</sub>	Peak-to-Peak	Input Voltage	150	800	1200	150	800	1200	150	800	1200	mV
V <sub>CMR</sub>	Input High Vol Common Mod	tage le Range; NOTE 3, 4	1.2		3.3	1.2		3.3	1.2		3.3	V
I <sub>IH</sub>	Input High Current	PCLK0, PCLK1 nPCLK0, nPCLK1			200			200			200	μΑ
	Input PCLK0, PCLK1		-10			-10			-10			μA
' <sub>IL</sub>	Low Current	nPCLK0, nPCLK1	-200			-200			-200			μΑ

Input and output parameters vary 1:1 with  $V_{\rm CC}$ .  $V_{\rm EE}$  can vary +0.925V to -0.5V.

NOTE 1: Outputs terminated with  $50\Omega$  to  $V_{cco}^{-}$  - 2V. NOTE 2: Single-ended input operation is limited.  $V_{cc} \ge 3V$  in LVPECL mode.

NOTE 3: Common mode voltage is defined as  $\mathbf{V}_{\text{\tiny IH}}.$ 

NOTE 4: For single-ended applications, the maximum input voltage for PCLK0, nPCLK0 and PCLK1, nPCLK1

is  $V_{CC} + 0.3V$ .

Table 4C. LVPECL DC Characteristics,  $V_{CC} = 2.5V$ ;  $V_{EE} = 0V$ 

Cumbal	Dorometer			-40°C			25°C			85°C		Units
Symbol	Parameter	Parameter		Тур	Max	Min	Тур	Max	Min	Тур	Max	Ullits
V <sub>OH</sub>	Output High V	oltage; NOTE 1	1.375	1.475	1.58	1.425	1.495	1.57	1.495	1.53	1.565	V
V <sub>OL</sub>	Output Low Vo	oltage; NOTE 1	0.605	0.745	0.88	0.625	0.72	0.815	0.64	0.735	0.83	V
V <sub>IH</sub>	Input High Voltage(Single-Ended)		1.275		1.56	1.275		1.56	1.275		1.56	V
V <sub>IL</sub>	Input Low Voltage(Single-Ended)		0.63		0.965	0.63		0.965	0.63		0.965	V
V <sub>PP</sub>	Peak-to-Peak Input Voltage		150	800	1200	150	800	1200	150	800	1200	mV
V <sub>CMR</sub>	Input High Voltage Common Mode Range; NOTE 3, 4		1.2		2.5	1.2		2.5	1.2		2.5	V
I <sub>IH</sub>	Input High Current	PCLK0, PCLK1 nPCLK0, nPCLK1			200			200			200	μΑ
	Input	PCLK0, PCLK1	-10			-10			-10			μA
I <sub>IL</sub>	Low Current	nPCLK0, nPCLK1	-200			-200			-200			μΑ

Input and output parameters vary 1:1 with V $_{cc}$ . V $_{EE}$  can vary +0.925V to -0.5V. NOTE 1: Outputs terminated with 50 $\Omega$  to V $_{cco}$  - 2V. NOTE 2: Single-ended input operation is limited. V $_{cc} \ge 3$ V in LVPECL mode.

NOTE 3: Common mode voltage is defined as  $\rm V_{IH}.$ 

NOTE 4: For single-ended applications, the maximum input voltage for PCLK0, nPCLK0 and PCLK1, nPCLK1

is  $V_{cc} + 0.3V$ .

Table 4D. ECL DC Characteristics,  $V_{CC} = 0V$ ;  $V_{EE} = -3.8V$  to -2.375V

0	Dovometer			-40°C			25°C			85°C		11
Symbol	Parameter	arameter		Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
V <sub>OH</sub>	Output High Vo	oltage; NOTE 1	-1.125	-1.025	-0.92	-1.075	-1.005	-0.93	-1.005	-0.97	-0.935	V
V <sub>OL</sub>	Output Low Vo	ltage; NOTE 1	-1.895	-1.755	-1.62	-1.875	-1.78	-1.685	-1.86	-1.765	-1.67	V
V <sub>IH</sub>	Input High Volt	age (Single-Ended)	-1.225		-0.94	-1.225		-0.94	-1.225		-0.94	V
V <sub>IL</sub>	Input Low Voltage (Single-Ended)		-1.87		-1.535	-1.87		-1.535	-1.87		-1.535	٧
V <sub>BB</sub>	Output Voltage Reference; NOTE 2		-1.44		-1.32	-1.44		-1.32	-1.44		-1.32	V
V <sub>PP</sub>	Peak-to-Peak I	nput Voltage	150	800	1200	150	800	1200	150	800	1200	mV
V <sub>CMR</sub>	Input High Volt Common Mode	age e Range; NOTE 3, 4	V <sub>EE</sub> +1.2V		0	V <sub>EE</sub> +1.2V		0	V <sub>EE</sub> +1.2V		0	V
I <sub>IH</sub>	Input High Current	PCLK0, PCLK1 nPCLK0, nPCLK1			200			200			200	μΑ
	Input PCLK0, PCLK1		-10			-10			-10			μA
IIL	Low Current	nPCLK0, nPCLK1	-200			-200			-200			μA

Input and output parameters vary 1:1 with  $V_{\rm CC}$ :  $V_{\rm EE}$  can vary +0.925V to -0.5V.

NOTE 1: Outputs terminated with 50 $\Omega$  to  $V_{cco}^{cc}$  - 2V.

NOTE 2: Single-ended input operation is limited.  $V_{CC} \ge 3V$  in LVPECL mode.

NOTE 3: Common mode voltage is defined as  $V_{_{\rm IH}}$ .

NOTE 4: For single-ended applications, the maximum input voltage for PCLK0, nPCLK0 and PCLK1, nPCLK1

is  $V_{CC} + 0.3V$ .

Table 5. AC Characteristics,  $V_{CC} = 0V$ ;  $V_{EE} = -3.8V$  to -2.375V or  $V_{CC} = 2.375$  to 3.8V;  $V_{EE} = 0V$ 

Cumbal	Parameter		-40°C			25°C			85°C			Linita
Symbol			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
f <sub>MAX</sub>	Output Frequency			>3			>3			>3		GHz
$t_{\scriptscriptstyle{ extsf{PD}}}$	Propagation Delay; NOTE 1		375	475	575	395	495	595	425	530	635	ps
tsk(o)	Output Skew; NOTE 2, 4			20	32		20	32		20	32	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4			85	150		85	150		85	150	ps
<i>t</i> jit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section			0.03			0.03			0.03		ps
t <sub>R</sub> /t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	75	150	220	80	150	215	78	150	215	ps

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: All parameters are measured ≤ 1GHz unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the output differential cross points.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

#### **ADDITIVE PHASE JITTER**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz


band to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the

device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.


## PARAMETER MEASUREMENT INFORMATION






#### **OUTPUT LOAD AC TEST CIRCUIT**


#### DIFFERENTIAL INPUT LEVEL






#### **OUTPUT SKEW**

#### PART-TO-PART SKEW





#### **OUTPUT RISE/FALL TIME**

#### PROPAGATION DELAY

## **APPLICATION INFORMATION**

#### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LVCMOS LEVELS

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{cc}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.




FIGURE 1A. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

#### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LVPECL LEVELS

Figure 1B shows an example of the differential input that can be wired to accept single ended LVPECL levels. The reference voltage level  $V_{_{\rm BB}}$  generated from the device is connected to the

negative input. The C1 capacitor should be located as close as possible to the input pin.




FIGURE 1B. SINGLE ENDED LVPECL SIGNAL DRIVING DIFFERENTIAL INPUT

3.3V

PCL

R2 84

#### LVPECL CLOCK INPUT INTERFACE

The PCLK /nPCLK accepts LVPECL, CML, SSTL and other differential signals. Both  $V_{\text{swing}}$  and  $V_{\text{OH}}$  must meet the  $V_{\text{PP}}$  and  $V_{\text{CMR}}$  input requirements. Figures 2A to 2F show interface examples for the HiPerClockS PCLK/nPCLK input driven by the most common driver types. The input interfaces suggested

here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




FIGURE 2A. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN BY A CML DRIVER

o = 50 Ohm

Zo = 50 Ohm




FIGURE 2C. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A 3.3V LVPECL DRIVER




FIGURE 2E. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY AN SSTL DRIVER




FIGURE 2B. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A BUILT-IN PULLUP CML DRIVER




FIGURE 2D. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A 3.3V LVPECL DRIVER WITH AC COUPLE




FIGURE 2F. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A 3.3V LVDS DRIVER

#### RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

#### INPUTS

#### **PCLK/nPCLK INPUTS**

For applications not requiring the use of a differential input, both the PCLK and nPCLK pins can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from PCLK to ground.

#### **O**UTPUTS

#### LVPECL OUTPUTS

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

#### **TERMINATION FOR 3.3V LVPECL OUTPUTS**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$  transmission lines. Matched imped-

ance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 3A and 3B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 3A. LVPECL OUTPUT TERMINATION





FIGURE 3B. LVPECL OUTPUT TERMINATION

#### **TERMINATION FOR 2.5V LVPECL OUTPUT**

Figure 4A and Figure 4B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating

2<u>.5</u>V VCCO=2.5V R1 250 R3 250 Zo = 50 OhmZo = 50 Ohm2.5V LVPECL Driver R2 62.5 R4 62.5

FIGURE 4A. 2.5V LVPECL DRIVER TERMINATION EXAMPLE



 $50\Omega$  to V  $_{\!\scriptscriptstyle CC}$  - 2V. For V  $_{\!\scriptscriptstyle CC}$  = 2.5V, the V  $_{\!\scriptscriptstyle CC}$  - 2V is very close to ground level. The R3 in Figure 4B can be eliminated and the termination is shown in Figure 4C.




FIGURE 4B. 2.5V LVPECL DRIVER TERMINATION EXAMPLE




FIGURE 4C. 2.5V LVPECL TERMINATION EXAMPLE

#### SCHEMATIC EXAMPLE

This application note provides general design guide using ICS853111B LVPECL buffer. Figure 6 shows a schematic example of the ICS853111B LVPECL clock buffer. In this example, the

input is driven by an LVPECL driver. CLK\_SEL is set at logic high to select PCLK0/nPCLK0 input.




FIGURE 5. EXAMPLE ICS853111B LVPECL CLOCK OUTPUT BUFFER SCHEMATIC

#### **EPAD THERMAL RELEASE PATH**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 6*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes")

are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/ slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.




FIGURE 6. ASSEMBLY FOR EXPOSED PAD THERMAL RELEASE PATH -SIDE VIEW (DRAWING NOT TO SCALE)

### POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS853111B. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS853111B is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{cc} = 3.8V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.8V \* 120mA = 456mW
- Power (outputs)<sub>MAX</sub> = 30.94mW/Loaded Output pair
   If all outputs are loaded, the total power is 10 \* 30.94mW = 309.4mW

Total Power  $_{MAX}$  (3.8V, with all outputs switching) = 456mW + 309.4mW = **765.4mW** 

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS™ devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{La}$  \* Pd\_total + T<sub>a</sub>

Tj = Junction Temperature

 $\theta_{\text{\tiny IA}}$  = junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_{\Delta}$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{\text{\tiny M}}$  must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 43.8°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of  $70^{\circ}$ C with all outputs switching is:  $70^{\circ}$ C + 0.765W \*  $43.8^{\circ}$ C/W =  $118.5^{\circ}$ C. This is below the limit of  $125^{\circ}$ C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance  $\theta_{_{JA}}$  for 32-pin TQFP, E-Pad Forced Convection

## $\theta_{M}$ by Velocity (Linear Feet per Minute)

	U	200	500
Single-Layer PCB, JEDEC Standard Test Boards	69.3°C/W	57.8°C/W	52.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	49.5°C/W	43.8°C/W	41.3°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 7.




FIGURE 7. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{mn} - 2V$ .

• For logic high, 
$$V_{OUT} = V_{OH\_MAX} = V_{CCO\_MAX} - 0.935V$$

$$(V_{CC\_MAX} - V_{OH\_MAX}) = 0.935V$$

• For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CCO\_MAX} - 1.67V$ 

$$(V_{_{CCO\_MAX}} - V_{_{OL\_MAX}}) = 1.67V$$

$$Pd\_H = [(V_{\text{OH\_MAX}} - (V_{\text{CCO\_MAX}} - 2V))/R_{\text{L}}] * (V_{\text{CCO\_MAX}} - V_{\text{OH\_MAX}}) = [(2V - (V_{\text{CCO\_MAX}} - V_{\text{OH\_MAX}}))/R_{\text{L}}] * (V_{\text{CCO\_MAX}} - V_{\text{OH\_MAX}}) = [(2V - 0.935V)/50\Omega] * 0.935V = 19.92mW$$

$$Pd\_L = [(V_{\text{OL\_MAX}} - (V_{\text{CCO\_MAX}} - 2V))/R_{\text{L}}] * (V_{\text{CCO\_MAX}} - V_{\text{OL\_MAX}}) = [(2V - (V_{\text{CCO\_MAX}} - V_{\text{OL\_MAX}}))/R_{\text{L}}] * (V_{\text{CCO\_MAX}} - V_{\text{OL\_MAX}}) = [(2V - 1.67V)/50\Omega] * 1.67V = 11.02mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30.94mW

## RELIABILITY INFORMATION

Table 7.  $\theta_{_{JA}}$  vs. Air Flow Table for 32 Lead TQFP, E-PAD

# $\boldsymbol{\theta}_{_{JA}}$ by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	69.3°C/W	57.8°C/W	52.1°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	49.5°C/W	43.8°C/W	41.3°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### **TRANSISTOR COUNT**

The transistor count for ICS853111B is: 1340

Pin compatible with MC100EP111 and MC100LVEP111

#### PACKAGE OUTLINE - Y SUFFIX FOR 32 LEAD TQFP, E-PAD




TABLE 8. PACKAGE DIMENSIONS

	JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS								
CVMPOL		BBA							
SYMBOL	MINIMUM	NOMINAL	MAXIMUM						
N		32							
A			1.20						
A1	0.05	0.15							
A2	0.95	1.0 1.05							
b	0.30	0.35	0.40						
С	0.09		0.20						
D, E		9.00 BASIC							
D1, E1		7.00 BASIC							
D2, E2		5.60 Ref.							
D3, E3	3.0	3.5	4.0						
е		0.80 BASIC							
L	0.45	0.60	0.75						
θ	0°		7°						
ccc			0.10						

Reference Document: JEDEC Publication 95, MS-026

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
853111BY	ICS853111BY	32 lead TQFP, E-PAD	tray	-40°C to 85°C
853111BYT	ICS853111BY	32 lead TQFP, E-PAD	1000 tape & reel	-40°C to 85°C
853111BYLF	ICS853111BYLF	"Lead Free" 32 lead TQFP, E-PAD	tray	-40°C to 85°C
853111BYLFT	ICS853111BYLF	"Lead Free" 32 lead TQFP, E-PAD	1000 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

REVISION HISTORY SHEET					
Rev	Table	Page	Description of Change		
А		9	Corrected Figure 3C.	11/13/03	
		17	Added "Lead Free" Part/Order Number rows.		
		1	Features Section - added Lead-Free bullet.	6/16/05	
A T8	T8	16	Package Dimensions - corrected dimensions D2/E2 to read 3.5mm from 5.60.		
	Т9	17	Ordering Information Table - corrected Lead-Free marking and added Lead-Free note.		
T4C B	4	LVPECL DC Characteristics Table - corrected V <sub>IH</sub> max. (@ 85°) 1.56V from -0.83V.	9/5/07		
	10	Added Recommendations for Unused Input and Output Pins.			
	T8	16	Package Dimensions - added dimensions D3/E3.		
T4B T4C C T4D	3	3.3V LVPECL DC Characteristics - changed I <sub>H</sub> max. from 150μA to 200μA. Changed I <sub>H</sub> min. from -150μA to -200μA.			
	T4C	4	2.5V LVPECL DC Characteristics - changed I <sub>H</sub> max. from 150μA to 200μA. Changed I <sub>H</sub> min. from -150μA to -200μA.	2/12/08	
	T4D	4	ECL DC Characteristics - changed I <sub>IH</sub> max. from 150μA to 200μA. Changed I <sub>IL</sub> min. from -150μA to -200μA.		
		13	Updated EPAD Thermal Release Path.		
С	T1	2	Pin Description Table - corrected interface levels from LVCMOS/LVTTL to LVPECL.		

## Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

#### For Sales

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contact IDT

#### For Tech Support

netcom@idt.com +480-763-2056

#### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800-345-7015 (inside USA) +408-284-8200 (outside USA)

