

LOW SKEW, 1-TO-18 LVPECL-TO-LVCMOS/LVTTL FANOUT BUFFER

ICS83940D

GENERAL DESCRIPTION



The ICS83940D is a low skew, 1-to-18 LVPECL-to-LVCMOS/LVTTL Fanout Buffer and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS83940D has two selectable clock inputs. The PCLK, nPCLK


pair can accept LVPECL, CML, or SSTL input levels. The LVCMOS_CLK can accept LVCMOS or LVTTL input levels. The low impedance LVCMOS/LVTTL outputs are designed to drive 50Ω series or parallel terminated transmission lines.

The ICS83940D is characterized at full 3.3V and 2.5V or mixed 3.3V core, 2.5V output operating supply modes. Guaranteed output and part-to-part skew characteristics make the ICS83940D ideal for those clock distribution applications demanding well defined performance and repeatability.


FEATURES

- 18 LVCMOS/LVTTL outputs
- Selectable LVCMOS_CLK or LVPECL clock inputs
- PCLK, nPCLK supports the following input types: LVPECL, CML, SSTL
- LVCMOS_CLK accepts the following input levels: LVCMOS or LVTTL
- Maximum output frequency: 250MHz
- Output skew: 150ps (maximum)
- Part to part skew: 750ps (maximum)
- Additive phase jitter, RMS: < 0.03ps (typical)
- Full 3.3V and 2.5V or mixed 3.3V core, 2.5V output supply modes
- 0°C to 70°C ambient operating temperature
- Lead-Free package available
- Pin compatible with the MPC940L

BLOCK DIAGRAM



PIN ASSIGNMENT



32-Lead LQFP 7mm x 7mm x 1.4mm package body Y Pacakge Top View

TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1, 2, 12, 17, 25	GND	Power		Power supply ground.
3	LVCMOS_CLK	Input	Pulldown	Clock input. LVCMOS / LVTTL interface levels.
4	CLK_SEL	Input	Pulldown	Clock select input. Selects LVCMOS / LVTTL clock input when HIGH. Selects PCLK, nPCLK inputs when LOW. LVCMOS / LVTTL interface levels.
5	PCLK	Input	Pulldown	Non-inverting differential LVPECL clock input.
6	nPCLK	Input	Pullup/ Pulldown	Inverting differential LVPECL clock input. $V_{DD}/2$ default when left floating.
7, 21	$V_{_{\mathrm{DD}}}$	Power		Core supply pins.
8, 16, 29	$V_{\scriptscriptstyle DDO}$	Power		Output supply pins.
9, 10, 11, 13, 14, 15, 18, 19, 20, 22, 23, 24, 26, 27, 28,	Q17, Q16, Q15, Q14, Q13, Q12, Q11, Q10, Q9, Q8, Q7, Q6, Q5, Q4, Q3,	Output		Clock outputs. LVCMOS / LVTTL interface levels.
23, 24, 26, 27, 28, 30, 31, 32	Q7, Q6, Q5, Q4, Q3, Q2, Q1, Q0	'		

NOTE: Pullup and Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
C _{PD}	Power Dissipation Capacitance (per output)			6		pF
R _{PULLup}	Input Pullup Resistor			51		ΚΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		ΚΩ
R _{out}	Output Impedance		18		28	Ω

TABLE 3A. CLOCK SELECT FUNCTION TABLE

Control Input	Clock					
CLK_SEL	PCLK, nPCLK	LVCMOS_CLK				
0	Selected	De-selected				
1	De-selected	Selected				

TABLE 3B. CLOCK INPUT FUNCTION TABLE

	Inj	outs		Outputs	Innut to Output Made	Delevity
CLK_SEL	LVCMOS_CLK	PCLK	nPCLK	Q0:Q17	Input to Output Mode	Polarity
0	_	0	1	LOW	Differential to Single Ended	Non Inverting
0	_	1	0	HIGH	Differential to Single Ended	Non Inverting
0	_	0	Biased; NOTE 1	LOW	Single Ended to Single Ended	Non Inverting
0	_	1	Biased; NOTE 1	HIGH	Single Ended to Single Ended	Non Inverting
0	_	Biased; NOTE 1	0	HIGH	Single Ended to Single Ended	Inverting
0	_	Biased; NOTE 1	1	LOW	Single Ended to Single Ended	Inverting
1	0	_	_	LOW	Single Ended to Single Ended	Non Inverting
1	1	_	_	HIGH	Single Ended to Single Ended	Non Inverting

NOTE 1: Please refer to the Application Information section, "Wiring the Differential Input to Accept Single Ended Levels".

ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V_{DD} 3.6V

Inputs, V_{I} -0.3V to V_{DD} + 0.3V

Outputs, V_{O} -0.3V to V_{DDO} + 0.3V

Input Current, I_{IN} ±20mA

Storage Temperature, T_{STG} -40°C to 125°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. DC Characteristics,	$V_{DD} = V$	$V_{DDO} = 3.3V$	± 5%	$T_A = 0^{\circ}$	' то 70 °
-------------------------------	--------------	------------------	------	-------------------	------------------

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	LVCMOS_CLK		2.4		$V_{_{ m DD}}$	V
V _{IL}	Input Low Voltage	LVCMOS_CLK				0.8	V
V _{PP}	Peak-to-Peak Input Voltage	PCLK, nPCLK		500		1000	mV
V _{CMR}	Input Common Mode Voltage; NOTE 1, 2	PCLK, nPCLK		V _{DD} - 1.4		V _{DD} - 0.6	V
I _{IN}	Input Current					±200	μA
V _{OH}	Output High Voltage		I _{OH} = -20mA	2.4			V
V _{OL}	Output Low Voltage		I _{OL} = 20mA			0.5	V
I _{DD}	Core Supply Current					25	mA

NOTE 1: For single ended applications, the maximum input voltage for PCLK, nPCLK is V_{nn} + 0.3V.

NOTE 2: Common mode voltage is defined as V_{III}.

Table 5A. AC Characteristics, $V_{DD} = V_{DDO} = 3.3V \pm 5\%$, Ta = 0° to 70°

Symbol	Parameter		Test Conditions	Minimu- m	Typical	Maximum	Units
f _{MAX}	Output Frequency					250	MHz
	Propagation Delay	PCLK, nPCLK; NOTE 1, 5	f ≤ 150MHz	1.6		3.0	ns
t _{pLH}	Fropagation Delay	LVCMOS_CLK; NOTE 2, 5	f ≤ 150MHz	1.8		3.0	ns
	Propagation Delay	PCLK, nPCLK; NOTE 1, 5	f > 150MHz	1.6		3.3	ns
t _{pLH}	Propagation Delay	LVCMOS_CLK; NOTE 2, 5	f > 150MHz	1.8		3.2	ns
tok(a)	Output Skew;	PCLK, nPCLK	Measured on			150	ps
tsk(o)	NOTE 3, 5	LVCMOS_CLK	rising edge @V _{DDO} /2			150	ps
tals(nn)	Part-to-Part Skew;	PCLK, nPCLK	f ≤ 150MHz			1.4	ns
tsk(pp)	NOTE 6	LVCMOS_CLK	f ≤ 150MHz			1.2	ns
tok(nn)	Part-to-Part Skew;	PCLK, nPCLK	f > 150MHz			1.7	ns
tsk(pp)	NOTE 6	LVCMOS_CLK	f > 150MHz			1.4	ns
tsk(pp)	Part-to-Part Skew;	PCLK, nPCLK	Measured on			850	ps
isk(pp)	NOTE 4, 5	LVCMOS_CLK	rising edge @V _{DDO} /2			750	ps
<i>t</i> jit	Buffer Additive Phas refer to Additive Pha NOTE 7				0.03		ps
t_R/t_F	Output Rise/Fall Tim	e	0.5 to 2.4V	0.3		1.1	ns
odc	Output Duty Cycle		f < 134MHz	45	50	55	%
	Output Duty Cycle		$134MHz \le f \le 250MHz$	40	50	60	%

All parameters measured at 200MHz unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the output $V_{DDO}/2$.

NOTE 2: Measured from $V_{DD}/2$ to $V_{DDO}/2$.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V_{DDO}/2.

NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltages, same temperature,

and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{ppo}/2$.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 6: Defined as skew between outputs on different devices, across temperature and voltage ranges, and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{ppo}/2$.

NOTE 7: Driving only one input clock.

TABLE 4B. DC CHARACTERISTICS	$S_{\rm pol} = 3.3 \text{V} \pm 5\%, V_{\rm DDO} = 2.5 \text{V} \pm 5\%, \text{Ta} = 0^{\circ} \text{To} 70^{\circ}$
------------------------------	--

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	LVCMOS_CLK		2.4		$V_{_{ m DD}}$	V
V _{IL}	Input Low Voltage	LVCMOS_CLK				0.8	V
V _{PP}	Peak-to-Peak Input Voltage	PCLK, nPCLK		300		1000	mV
V _{CMR}	Input Common Mode Voltage; NOTE 1, 2	PCLK, nPCLK		V _{DD} - 1.4		V _{DD} - 0.6	V
I _{IN}	Input Current					±200	μΑ
V _{OH}	Output High Voltage		I _{OH} = -20mA	1.8			V
V _{OL}	Output Low Voltage		I _{OL} = 20mA			0.5	V
I _{DD}	Core Supply Current					25	mA

NOTE 1: For single ended applications, the maximum input voltage for PCLK, nPCLK is V_{nn} + 0.3V.

NOTE 2: Common mode voltage is defined as V_{III}.

Table 5B. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $V_{DDO} = 2.5V \pm 5\%$, Ta = 0° to 70°

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency					250	MHz
+	Propagation Delay	PCLK, nPCLK; NOTE 1, 5	f ≤ 150MHz	1.7		3.2	ns
t _{pLH}	Propagation Delay	LVCMOS_CLK; NOTE 2, 5	f ≤ 150MHz	1.7		3.0	ns
+	Propagation Delay	PCLK, nPCLK; NOTE 1, 5	f > 150MHz	1.6		3.4	ns
t _{pLH}		LVCMOS_CLK; NOTE 2, 5	f > 150MHz	1.8		3.3	ns
tok(o)	Output Skew;	PCLK, nPCLK	Measured on			150	ps
NOTE 3, 5	NOTE 3, 5	LVCMOS_CLK	rising edge @V _{DDO} /2			150	ps
4-1-()	Part-to-Part Skew;	PCLK, nPCLK	f ≤ 150MHz			1.5	ns
tsk(pp)	NOTE 6	LVCMOS_CLK	f ≤ 150MHz			1.3	ns
4-1-()	Part-to-Part Skew;	PCLK, nPCLK	f > 150MHz			1.8	ns
tsk(pp)	NOTE 6	LVCMOS_CLK	f > 150MHz			1.5	ns
tole(nn)	Part-to-Part Skew;	PCLK, nPCLK	Measured on			850	ps
tsk(pp)	NOTE 4, 5	LVCMOS_CLK	rising edge @V _{DDO} /2			750	ps
<i>t</i> jit	Buffer Additive Phas refer to Additive Pha NOTE 7				0.03		ps
t _R /t _F	Output Rise/Fall Tim	пе	0.5 to 1.8V	0.3		1.2	ns
odc	Output Duty Cycle		f < 134MHz	45	50	55	%

All parameters measured at 200MHz unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the output V_{DDO}/2.

NOTE 2: Measured from $V_{DD}/2$ to $V_{DDO}/2$.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V_{DDO}/2.

NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltages, same temperature,

and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at V_{nno}/2.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 6: Defined as skew between outputs on different devices, across temperature and voltage ranges, and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{DDO}/2$.

NOTE 7: Driving only one input clock.

Table 4C. DC Characteristics, $V_{DD} = V_{DDO} = 2.5V \pm 5\%$, Ta = 0° to 70°

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High Voltage	LVCMOS_CLK		2		$V_{_{\mathrm{DD}}}$	V
V _{IL}	Input Low Voltage	LVCMOS_CLK				0.8	V
V _{PP}	Peak-to-Peak Input Voltage	PCLK, nPCLK		300		1000	mV
V _{CMR}	Input Common Mode Voltage; NOTE 1, 2	PCLK, nPCLK		V _{DD} - 1.4		V _{DD} - 0.6	V
I _{IN}	Input Current					±200	μΑ
V _{OH}	Output High Voltage		I _{OH} = -12mA	1.8			V
V _{OL}	Output Low Voltage		I _{OL} = 12mA			0.5	V
I _{DD}	Core Supply Current					25	mA

NOTE 1: For single ended applications, the maximum input voltage for PCLK, nPCLK is V_{DD} + 0.3V.

NOTE 2: Common mode voltage is defined as $V_{\rm in}$.

Table 5C. AC Characteristics, $V_{DD} = V_{DDO} = 2.5V \pm 5\%$, Ta = 0° to 70°

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency					200	MHz
	Propagation Delay;	PCLK, nPCLK; NOTE 1, 5	f ≤ 150MHz	1.2		3.8	ns
t _{pLH}		LVCMOS_CLK; NOTE 2, 5	$f \le 150MHz$	1.5		3.2	ns
	Propagation Delay;	PCLK, nPCLK; NOTE 1, 5	f > 150MHz	1.5		3.7	ns
t _{pLH}		LVCMOS_CLK; NOTE 2, 5	f > 150MHz	2		3.6	ns
tol(a)	Output Skew;	PCLK, nPCLK	Measured on			200	ps
tsk(o)	NOTE 3, 5	LVCMOS_CLK	rising edge @V _{DDO} /2			200	ps
#= - ()	Part-to-Part Skew;	PCLK, nPCLK	f ≤ 150MHz			2.6	ns
tsk(pp)	NOTE 6	LVCMOS_CLK	f ≤ 150MHz			1.7	ns
4-1-/	Part-to-Part Skew;	PCLK, nPCLK	f > 150MHz			2.2	ns
tsk(pp)	NOTE 6	LVCMOS_CLK	f > 150MHz			1.7	ns
tol(/pp)	Part-to-Part Skew;	PCLK, nPCLK	Measured on			1.2	ns
tsk(pp)	NOTE 4, 5	LVCMOS_CLK	rising edge @V _{DDO} /2			1.0	ns
<i>t</i> jit	Buffer Additive Phas refer to Additive Pha NOTE 7				0.03		ps
t _R /t _F	Output Rise/Fall Tim	ne	0.5 to 1.8V	0.3		1.2	ns
odc	Output Duty Cycle		f < 134MHz	45		55	%

All parameters measured at 200MHz unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the output $V_{DDO}/2$.

NOTE 2: Measured from $V_{DD}/2$ to $V_{DDO}/2$.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at V_{DDO}/2.

NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltages, same temperature,

and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at V_{ppo}/2.

NOTE 5: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 6: Defined as skew between outputs on different devices, across temperature and voltage ranges,


and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{\text{DDO}}/2$.

NOTE 7 Driving only one input clock.

ADDITIVE PHASE JITTER

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in


the 1Hz band to the power in the fundamental. When the required offset is specified, the phase noise is called a **dBc** value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements have issues. The primary issue relates to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the device. This is illustrated above. The de-

vice meets the noise floor of what is shown, but can actually be lower. The phase noise is dependant on the input source and measurement equipment.


PARAMETER MEASUREMENT INFORMATION






3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT


3.3V CORE/2.5V OUTPUT LOAD AC TEST CIRCUIT






2.5V OUTPUT LOAD AC TEST CIRCUIT


DIFFERENTIAL INPUT LEVEL






PART-TO-PART SKEW


OUTPUT SKEW





PROPAGATION DELAY

3.3V OUTPUT RISE/FALL TIME




2.5V OUTPUT RISE/FALL TIME

APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_REF = V_{DD}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{\rm DD} = 3.3$ V, V_REF should be 1.25V and R2/R1 = 0.609.



LVPECL CLOCK INPUT INTERFACE

The PCLK /nPCLK accepts LVPECL, CML, SSTL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. *Figures 2A to 2F* show interface examples for the HiPerClockS PCLK/nPCLK input driven by the most common driver types. The input interfaces suggested

here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




FIGURE 2A. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY AN OPEN COLLECTOR CML DRIVER




FIGURE 2B. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A BUILT-IN PULLUP CML DRIVER




FIGURE 2C. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER




FIGURE 2D. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER WITH AC COUPLE




FIGURE 2E. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN BY AN SSTL DRIVER




FIGURE 2F. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A 3.3V LVDS DRIVER

RELIABILITY INFORMATION

Table 6. θ_{JA} vs. Air Flow Table for 32 Lead LQFP

θ_{JA} by Velocity (Linear Feet per Minute)

 0
 200
 500

 Single-Layer PCB, JEDEC Standard Test Boards
 67.8°C/W
 55.9°C/W
 50.1°C/W

 Multi-Layer PCB, JEDEC Standard Test Boards
 47.9°C/W
 42.1°C/W
 39.4°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

TRANSISTOR COUNT

The transistor count for ICS83940D is: 820




TABLE 7. PACKAGE DIMENSIONS

JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS						
OVALDO	ВВА					
SYMBOL	МІМІМИМ	NOMINAL	MAXIMUM			
N	32					
Α			1.60			
A 1	0.05		0.15			
A2	1.35	1.40	1.45			
b	0.30	0.37	0.45			
С	0.09		0.20			
D	9.00 BASIC					
D1	7.00 BASIC					
D2	5.60 Ref.					
E	9.00 BASIC					
E1	7.00 BASIC					
E2	5.60 Ref.					
е	0.80 BASIC					
L	0.45	0.60	0.75			
θ	0°		7°			
ccc			0.10			

Reference Document: JEDEC Publication 95, MS-026

TABLE 8. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
83940DY	ICS83940DY	32 Lead LQFP	250 per tray	0°C to 70°C
83940DYT	ICS83940DY	32 Lead LQFP on Tape and Reel	1000	0°C to 70°C
83940DYLF	ICS83940DYLF	32 Lead "Lead Free" LQFP	250 per tray	0°C to 70°C
83940DYLFT	ICS83940DYLF	32 Lead "Lead Free" LQFP on Tape and Reel	1000	0°C to 70°C

The aforementioned trademark, HiPerClockS™ is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries. While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.

REVISION HISTORY SHEET							
Rev	ev Table Page Description of Change			Date			
А	T5A	4	 3.3V AC Characteristics table - tsk(pp) Test Conditions, replaced "<" with " ≤ "; corrected Units to "ns" from "ps". odc - corrected Test Conditions to read "134MHz ≤ f ≤ 250MHz", from "f ≤ 250MHz". 	10/11/02			
	T5B	5	3.3V/2.5V AC Characteristics table - tsk(pp) Test Conditions, replaced "<" with " \le "; corrected Units to read "ns" from "ps".				
	T5C	6	2.5V AC Characteristics table - tsk(pp) Test Conditions, replaced "<" with " \le "; corrected Units to "ns" from "ps".				
А	T2	2	Pin Characteristics table - changed R_{OUT} 25 Ω maximum to 28 Ω maximum. Delete R_{PULLUP} row.				
		7	3.3V Output Load AC Test Circuit diagram - corrected GND equation to read -1.65V from -1.165V	12/12/02			
			Added LVTTL to title.				
			Updated format.				
	T1	2	Pin Description Table - added <i>Pullup</i> and <i>Pulldown</i> to Pin 6, nPCLK.				
	T2	2	Pin Characteristics Table - added R _{PULLUP} row.				
	T5A	4	Added tjit row.				
В	T5B T5C	5	Added tjit row.	10/9/03			
		6	Added tjit row.				
		7 10	Added Additive Phase Jitter section.				
		11	Updated Single Ended Signal Driving Differential Input diagram. Added I VPECI. Clock Interface section.				
		1	Added "Lead-Free" bullet to Features section.				
	T5A - T5C	4 - 6	Added NOTE 7.				
	. 5,	11	Updated LVPECL Clock Input Interface section.	6/15/04			
		14	Ordering Information table - added "Lead-Free" part number.				

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775

For Tech Support

clockhelp@idt.com 408-284-8200

Corporate Headquarters

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G 435 Orchard Road #20-03 Wisma Atria Singapore 238877 +65 6 887 5505

Europe

IDT Europe, Limited Prime House Barnett Wood Lane Leatherhead, Surrey United Kingdom KT22 7DE +44 1372 363 339



© 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners. Printed in USA