## 2.5/3.3V DIFFERENTIAL LVPECL 2x2 CLOCK SWITCH AND FANOUT BUFFER

The Freescale MC100ES6254 is a bipolar monolithic differential $2 \times 2$ clock switch and fanout buffer. Designed for most demanding clock distribution systems, the MC100ES6254 supports various applications that require a large number of outputs to drive precisely aligned clock signals. The device is capable of driving and switching differential LVPECL signals. Using SiGe technology and a fully differential architecture, the device offers superior digital signal characteristics and very low clock skew error. Target applications for this clock driver are high performance clock/data switching, clock distribution or data loopback in computing, networking and telecommunication systems.

## Features

- Fully differential architecture from input to all outputs
- SiGe technology supports near-zero output skew
- Supports DC to 3 GHz operation ${ }^{(1)}$ of clock or data signals
- LVPECL compatible differential clock inputs and outputs
- LVCMOS compatible control inputs
- Single 3.3 V or 2.5 V supply
- 50 ps maximum device skew ${ }^{(1)}$
- Synchronous output enable eliminating output runt pulse generation and metastability
- Standard 32 lead LQFP package
- Industrial temperature range
- 32-lead Pb -free package available


## Functional Description

MC100ES6254 is designed for very skew critical differential clock distribution systems and supports clock frequencies from DC up to 3.0 GHz . Typical applications for the MC100ES6254 are primary clock distribution, switching and loopback systems of highperformance computer, networking and telecommunication systems, as well as on-board clocking of OC-3, OC-12 and OC-48 speed communication systems. Primary purpose of the MC100ES6254 is high-speed clock switching applications. In addition, the MC100ES6254 can be configured as single 1:6 or dual 1:3 LVPECL fanout buffer for clock signals, or as loopback device in high-speed data applications.

The MC100ES6254 can be operated from a 3.3 V or 2.5 V positive supply without the requirement of a negative supply line.

## 2.5/3.3 V DIFFERENTIAL

 LVPECL 2x2 CLOCK SWITCH AND FANOUT BUFFER

| ORDERING INFORMATION |  |
| :--- | :---: |
| Device | Package |
| MC100ES6254FA | LQFP-32 |
| MC100ES6254FAR2 | LQFP-32 |
| MC100ES6254AC | LQFP-32 (Pb-Free) |
| MC100ES6254ACR2 | LQFP-32 (Pb-Free) |

[^0]

Figure 1. MC100ES6254 Logic Diagram


Figure 2. 32-Lead Package Pinout (Top View)

Table 1. PIN CONFIGURATION

| Pin | I/O | Type | Function |
| :---: | :---: | :---: | :---: |
| CLK0, CLKO | Input | LVPECL | Differential reference clock signal input 0 |
| CLK1, CLK1 | Input | LVPECL | Differential reference clock signal input 1 |
| $\overline{\text { OEA, }} \overline{\text { OEB }}$ | Input | LVCMOS | Output enable |
| SELO, SEL1 | Input | LVCMOS | Clock switch select |
| $\begin{aligned} & \text { QA[0-2], } \overline{\text { QA[0-2] }} \\ & \text { QB[0-2], QB[0-2] } \end{aligned}$ | Output | LVPECL | Differential clock outputs (banks A and B) |
| GND | Supply | GND | Negative power supply |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply | VCC | Positive power supply. All $\mathrm{V}_{\mathrm{CC}}$ pins must be connected to the positive power supply for correct DC and AC operation |

Table 2. FUNCTION TABLE

| Control | Default | 0 | 1 |
| :---: | :---: | :---: | :---: |
| $\overline{\text { OEA }}$ | 0 | QA[0-2], $\overline{Q x[0-2] ~ a r e ~ a c t i v e . ~ D e a s s e r t i o n ~ o f ~} \overline{O E}$ can be asynchronous to the reference clock without generation of output runt pulses | QA[0-2] = L, $\overline{\mathrm{QA}[0-2]}=\mathrm{H}$ (outputs disabled). Assertion of $\overline{\mathrm{OE}}$ can be asynchronous to the reference clock without generation of output runt pulses |
| $\overline{\text { OEB }}$ | 0 | QA[0-2], $\overline{Q x[0-2] ~ a r e ~ a c t i v e . ~ D e a s s e r t i o n ~ o f ~} \overline{\mathrm{OE}}$ can be asynchronous to the reference clock without generation of output runt pulses | QA[0-2] = L, $\overline{\text { QA[0-2] }}=\mathrm{H}$ (outputs disabled). Assertion of $\overline{\mathrm{OE}}$ can be asynchronous to the reference clock without generation of output runt pulses |
| SEL0, SEL1 | 00 | Refer to Table 3 |  |

Table 3. CLOCK SELECT CONTROL

| SEL0 | SEL1 | CLK0 routed to | CLK1 routed to | Application Mode |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | QA[0:2] and QB[0:2] | $---\quad 1: 6$ fanout of CLK0 |  |
| 0 | 1 | --- | QA[0:2] and QB[0:2] | $1: 6$ fanout of CLK1 |
| 1 | 0 | QA[0:2] | QB[0:2] | Dual 1:3 buffer |
| 1 | 1 | QB[0:2] | QA:2] | Dual 1:3 buffer (crossed) |

Table 4. ABSOLUTE MAXIMUM RATINGS ${ }^{\text {a }}$

| Symbol | Characteristics | Min | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ | Supply Voltage | -0.3 | 3.6 | V |  |
| $\mathrm{V}_{\text {IN }}$ | DC Input Voltage | -0.3 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
| $\mathrm{V}_{\text {OUT }}$ | DC Output Voltage | -0.3 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |  |
| $\mathrm{I}_{\mathrm{IN}}$ | DC Input Current |  | $\pm 20$ | mA |  |
| IOUT | DC Output Current |  | $\pm 50$ | mA |  |
| $\mathrm{T}_{\mathrm{S}}$ | Storage temperature | -65 | 125 | ${ }^{\circ} \mathrm{C}$ |  |

a. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied.

Table 5. GENERAL SPECIFICATIONS

| Symbol | Characteristics | Min | Typ | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{TT}}$ | Output termination voltage |  | $\mathrm{V}_{C C}-2^{\text {a }}$ |  | V |  |
| MM | ESD Protection (Machine model) | 200 |  |  | V |  |
| HBM | ESD Protection (Human body model) | 2000 |  |  | V |  |
| CDM | ESD Protection (Charged device model) | 1500 |  |  | V |  |
| LU | Latch-up immunity | 200 |  |  | mA |  |
| $\mathrm{C}_{\text {IN }}$ |  |  | 4.0 |  | pF | Inputs |
| $\theta_{\text {JA }}$ | Thermal resistance junction to ambient JESD 51-3, single layer test board <br> JESD 51-6, 2S2P multilayer test board |  | 83.1 <br> 73.3 <br> 68.9 <br> 63.8 <br> 57.4 <br> 59.0 <br> 54.4 <br> 52.5 <br> 50.4 <br> 47.8 | $\begin{aligned} & 86.0 \\ & 75.4 \\ & 70.9 \\ & 65.3 \\ & 59.6 \\ & \\ & 60.6 \\ & 55.7 \\ & 53.8 \\ & 51.5 \\ & 48.8 \end{aligned}$ | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Natural convection $100 \mathrm{ft} / \mathrm{min}$ <br> $200 \mathrm{ft} / \mathrm{min}$ <br> $400 \mathrm{ft} / \mathrm{min}$ <br> $800 \mathrm{ft} / \mathrm{min}$ <br> Natural convection <br> $100 \mathrm{ft} / \mathrm{min}$ <br> $200 \mathrm{ft} / \mathrm{min}$ <br> $400 \mathrm{ft} / \mathrm{min}$ <br> $800 \mathrm{ft} / \mathrm{min}$ |
| $\theta_{\text {JC }}$ | Thermal resistance junction to case |  | 23.0 | 26.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | MIL-SPEC 883E Method 1012.1 |
|  | Operating junction temperature ${ }^{\text {b }}$ (continuous operation) <br> MTBF = 9.1 years |  |  | 110 | ${ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{T}_{\text {Func }}$ | Functional temperature range | $\mathrm{T}_{\mathrm{A}}=-40$ |  | $\mathrm{T}_{\mathrm{J}}=+110$ | ${ }^{\circ} \mathrm{C}$ |  |

a. Output termination voltage $\mathrm{V}_{\mathrm{TT}}=0 \mathrm{~V}$ for $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ operation is supported but the power consumption of the device will increase.
b. Operating junction temperature impacts device life time. Maximum continuous operating junction temperature should be selected according to the application life time requirements (See application note AN1545 and the application section in this data sheet for more information). The device AC and DC parameters are specified up to $110^{\circ} \mathrm{C}$ junction temperature allowing the MC100ES6254 to be used in applications requiring industrial temperature range. It is recommended that users of the MC100ES6254 employ thermal modeling analysis to assist in applying the junction temperature specifications to their particular application.

Table 6. DC CHARACTERISTICS ( $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 5 \%$ or $2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{J}}=0^{\circ}$ to $+110^{\circ} \mathrm{C}$ )

| Symbol | Characteristics | Min | Typ | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LVCMOS control inputs (OEA, OEB, SELO, SEL1) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | Input voltage low |  |  | 0.8 | V |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input voltage high | 2.0 |  |  | V |  |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Currenta |  |  | $\pm 100$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}$ or $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |
| LVPECL clock inputs (CLK0, $\overline{\text { CLKO, CLK1, }}$ CLK1) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {PP }}$ | AC differential input voltageb | 0.1 |  | 1.3 | V | Differential operation |
| $\mathrm{V}_{\text {CMR }}$ | Differential cross point voltagec | 1.0 |  | $\mathrm{V}_{\mathrm{CC}}-0.3$ | V | Differential operation |
| LVPECL clock outputs (QAO-2, $\overline{\mathrm{QAO}}$-2, QBO-2, $\overline{\mathrm{QBO}}-2$ ) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\mathrm{CC}}{ }^{-1.2}$ | $\mathrm{V}_{\mathrm{CC}}{ }^{-1.005}$ | $\mathrm{V}_{\mathrm{CC}}-0.7$ | V | $\mathrm{l}_{\mathrm{OH}}=-30 \mathrm{~mA}^{\text {d }}$ |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 5 \%$ <br>  $\mathrm{~V}_{\mathrm{CC}}=2.5 \mathrm{~V} \pm 5 \%$ | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{cc}^{-1}} .9 \\ & \mathrm{~V}_{\mathrm{cc}^{-1}}-1.9 \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}^{-1.705}} \\ & \mathrm{~V}_{\mathrm{CC}^{-1.705}} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}^{-1}} .5 \\ & \mathrm{~V}_{\mathrm{CC}^{-1}}-1.3 \end{aligned}$ | V | $\mathrm{I}_{\text {OL }}=-5 \mathrm{~mA}^{\text {e }}$ |
|  |  |  |  |  |  |  |
| $\mathrm{I}_{\text {GND }}$ | Maximum Quiescent Supply Current without output termination current |  | 52 | 85 | mA | GND pin |

a. Input have internal pullup/pulldown resistors that affect the input current.
b. $\quad \mathrm{V}_{\mathrm{PP}}$ is the minimum differential input voltage swing required to maintain AC characteristic.
c. $\quad V_{C M R}(D C)$ is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the $V_{C M R}$ ( $D C$ ) range and the input swing lies within the $V_{P P}(\mathrm{DC})$ specification.
d. Equivalent to a termination $50 \Omega$ to $\mathrm{V}_{\mathrm{Tt}}$.

IDT ${ }^{\text {TM }} 2.5 / 3.3 V$ Differential LVPECL $2 \times 2$ Clock Switch and Fanout Buffer

Table 7. AC CHARACTERISTICS $\left(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 5 \% \text { or } 2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{J}=0^{\circ} \text { to }+110^{\circ} \mathrm{C}\right)^{\mathrm{a}}$

| Symbol | Characteristics |  | Min | Typ | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{PP}}$ | Differential input voltageb | k-to-peak) | 0.3 |  | 1.3 | V |  |
| $\mathrm{V}_{\text {CMR }}$ | Differential input crosspoin | tage ${ }^{\text {c }}$ | 1.2 |  | $\mathrm{V}_{\text {CC }}-0.3$ | V |  |
| $\mathrm{V}_{\text {O(P-P) }}$ | Differential output voltage | $\begin{gathered} \hline \text { k-to-peak) } \\ f_{\mathrm{O}}<1.1 \mathrm{GHz} \\ \mathrm{f}_{\mathrm{O}}<2.5 \mathrm{GHz} \\ \mathrm{f}_{\mathrm{O}}<3.0 \mathrm{GHz} \end{gathered}$ | $\begin{aligned} & 0.45 \\ & 0.35 \\ & 0.20 \end{aligned}$ | $\begin{gathered} \hline 0.7 \\ 0.55 \\ 0.35 \end{gathered}$ |  | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |  |
| $\mathrm{f}_{\text {cLK }}$ | Input Frequency |  | 0 |  | $3000{ }^{\text {d }}$ | MHz |  |
| $\mathrm{t}_{\text {PD }}$ | Propagation delay CLK, 1 | [[] or QB[] | 360 | 485 | 610 | ps | Differential |
| $\mathrm{t}_{\mathrm{sk}(\mathrm{O})}$ | Output-to-output skew |  |  |  | 50 | ps | Differential |
| $\mathrm{t}_{\text {sk(PP) }}$ | Output-to-output skew(part | part) |  |  | 250 | ps | Differential |
| $\begin{aligned} & \mathrm{t}_{\mathrm{SK}(\mathrm{P})} \\ & \mathrm{DC}_{\mathrm{o}} \end{aligned}$ | Output pulse skewe Output duty cycle | $\begin{aligned} & \mathrm{t}_{\mathrm{REF}}<100 \mathrm{MHz} \\ & \mathrm{t}_{\mathrm{REF}}<800 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 49.4 \\ & 45.2 \end{aligned}$ |  | $\begin{gathered} 60 \\ 50.6 \\ 54.8 \end{gathered}$ | $\begin{aligned} & \text { ps } \\ & \% \\ & \% \end{aligned}$ | $\begin{aligned} & D C_{\text {fref }}=50 \% \\ & D C_{\text {fref }}=50 \% \end{aligned}$ |
| $\mathrm{t}_{\text {IT(COC) }}$ | Output cycle-to-cycle jitter | RMS (1 $\sigma$ ) |  |  | 1 | ps | SEL0 $=$ SEL1 |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Output Rise/Fall Time |  | 0.05 |  | 300 | ps | 20\% to 80\% |
| $\mathrm{t}_{\text {PDLf }}$ | Output disable time |  | $2.5 \cdot \mathrm{~T}+\mathrm{t}_{\mathrm{PD}}$ |  | 3.5.T + t ${ }_{\text {PD }}$ | ns | T = CLK period |
| $\mathrm{t}_{\text {PLDg }}$ | Output enable time |  | 3. $\mathrm{T}+\mathrm{t}_{\text {PD }}$ |  | $4 \cdot \mathrm{~T}+\mathrm{t}_{\text {PD }}$ | ns | T = CLK period |

a. AC characteristics apply for parallel output termination of $50 \Omega$ to $\mathrm{V}_{\mathrm{TT}}$.
b. $\quad V_{P P}$ is the minimum differential input voltage swing required to maintain $A C$ characteristics including tpd and device-to-device skew.
c. $\quad V_{C M R}(A C)$ is the crosspoint of the differential input signal. Normal $A C$ operation is obtained when the crosspoint is within the $V_{C M R}$ ( $A C$ ) range and the input swing lies within the $V_{P P}(A C)$ specification. Violation of $V_{C M R}(A C)$ or $V_{P P}(A C)$ impacts the device propagation delay, device and part-to-part skew.
d. The MC100ES6254 is fully operational up to 3.0 GHz and is characterized up to 2.7 GHz .
e. Output pulse skew is the absolute difference of the propagation delay times: $\left|\mathrm{t}_{\text {PLH }}-\mathrm{t}_{\text {PHL }}\right|$.
f. Propagation delay $\overline{\mathrm{OE}}$ deassertion to differential output disabled (differential low: true output low, complementary output high).
g. Propagation delay $\overline{\mathrm{OE}}$ assertion to output enabled (active).


Figure 3. MC100ES6254 output disable/enable timing


IDT ${ }^{\text {TM }}$ 2.5/3.3V Differential LVPECL $2 \times 2$ Clock Switch and Fanout Buffer

## APPLICATIONS INFORMATION

## Example Configurations



1:6 Clock Fanout Buffer


## Loopback device



| SEL0 | SEL1 | Switch configuration |
| :---: | :---: | :--- |
| 0 | 0 | System loopback |
| 0 | 1 | Line loopback |
| 1 | 0 | Transmit / Receive operation |
| 1 | 1 | System and line loopback |

Understanding the junction temperature range of the MC100ES6254

To make the optimum use of high clock frequency and low skew capabilities of the MC100ES6254, the MC100ES6254 is specified, characterized and tested for the junction temperature range of $\mathrm{T}_{\mathrm{J}}=0^{\circ} \mathrm{C}$ to $+110^{\circ} \mathrm{C}$. Because the exact thermal performance depends on the PCB type, design, thermal management and natural or forced air convection, the junction temperature provides an exact way to correlate the application specific conditions to the published performance data of this data sheet. The correlation of the junction temperature range to the application ambient temperature range and vice versa can be done by calculation:

$$
T_{J}=T_{A}+R_{\text {thja }} \cdot P_{\text {tot }}
$$

Assuming a thermal resistance (junction to ambient) of $54.4^{\circ} \mathrm{C} / \mathrm{W}$ ( 2 s 2 p board, $200 \mathrm{ft} / \mathrm{min}$ airflow, refer to table 4) and a typical power consumption of 467 mW (all outputs terminated $50 \Omega$ to $\mathrm{V}_{\mathrm{TT}}, \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$, frequency independent), the junction temperature of the MC100ES6254 is approximately $\mathrm{T}_{\mathrm{A}}+24.5^{\circ} \mathrm{C}$, and the minimum ambient temperature in this example case calculates to $-24.5^{\circ} \mathrm{C}$ (the maximum ambient temperature is $85.5^{\circ} \mathrm{C}$. Refer to Table 8). Exceeding the minimum junction temperature specification of the MC100ES6254 does not have a significant impact on the device functionality. However, the continuous use the MC100ES6254 at high ambient temperatures requires thermal management to not exceed the specified maximum junction temperature. Refer to the Application Note AN1545 for a power consumption calculation guideline.

Table 8. Ambient temperature ranges ( $P_{\text {tot }}=467 \mathrm{~mW}$ )

| $\mathbf{R}_{\text {thja }}$ (2s2p board) |  | $\mathbf{T}_{\mathbf{A}, \boldsymbol{m i n}^{\mathbf{a}}}$ | $\mathbf{T}_{\mathbf{A}, \boldsymbol{\operatorname { m a x }}}$ |
| :---: | :---: | :---: | :---: |
| Natural convection | $59.0^{\circ} \mathrm{C} / \mathrm{W}$ | $-28^{\circ} \mathrm{C}$ | $82^{\circ} \mathrm{C}$ |
| $100 \mathrm{ft} / \mathrm{min}$ | $54.4^{\circ} \mathrm{C} / \mathrm{W}$ | $-25^{\circ} \mathrm{C}$ | $85^{\circ} \mathrm{C}$ |
| $200 \mathrm{ft} / \mathrm{min}$ | $52.5^{\circ} \mathrm{C} / \mathrm{W}$ | $-24.5^{\circ} \mathrm{C}$ | $85.5^{\circ} \mathrm{C}$ |
| $400 \mathrm{ft} / \mathrm{min}$ | $50.4^{\circ} \mathrm{C} / \mathrm{W}$ | $-23.5^{\circ} \mathrm{C}$ | $86.5^{\circ} \mathrm{C}$ |
| $800 \mathrm{ft} / \mathrm{min}$ | $47.8^{\circ} \mathrm{C} / \mathrm{W}$ | $-22^{\circ} \mathrm{C}$ | $88^{\circ} \mathrm{C}$ |

a. The MC100ES6254 device function is guaranteed from $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\mathrm{T}_{\mathrm{J}}=110^{\circ} \mathrm{C}$

## Maintaining Lowest Device Skew

The MC100ES6254 guarantees low output-to-output bank skew of 50 ps and a part-to-part skew of maximum 250 ps . To ensure low skew clock signals in the application, both outputs of any differential output pair need to be terminated identically, even if only one output is used. When fewer than all nine output pairs are used, identical termination of all output pairs within the output bank is recommended. If an entire output bank is not used, it is recommended to leave all of these outputs open and unterminated. This will reduce the device power consumption while maintaining minimum output skew.

## Power Supply Bypassing

The MC100ES6254 is a mixed analog/digital product. The differential architecture of the MC100ES6254 supports low noise signal operation at high frequencies. In order to maintain its superior signal quality, all $\mathrm{V}_{\mathrm{Cc}}$ pins should be bypassed by high-frequency ceramic capacitors connected to GND. If the spectral frequencies of the internally generated switching noise on the supply pins cross the series resonant point of an individual bypass capacitor, its overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the noise bandwidth.


Figure 5. $\mathbf{V}_{\mathrm{Cc}}$ Power Supply Bypass

## OUTLINE DIMENSIONS


DETAIL AD

| DIM | MILLIMETERS |  |
| :---: | :---: | :---: |
|  | MIN | MAX |
| A | 1.40 | 1.60 |
| A1 | 0.05 | 0.15 |
| A2 | 1.35 | 1.45 |
| b | 0.30 | 0.45 |
| b1 | 0.30 | 0.40 |
| c | 0.09 | 0.20 |
| c1 | 0.09 | 0.16 |
| D | 9.00 BSC |  |
| D1 | 7.00 BSC |  |
| e | 0.80 |  |
| BSC |  |  |
| E | 9.00 BSC |  |
| E1 | 7.00 BSC |  |
| L | 0.50 | 0.70 |
| L1 | 1.00 |  |
| REF |  |  |
| q | $0^{\circ}$ |  |
| q1 | 12 |  |
| REF |  |  |
| R1 | 0.08 |  |
| R2 | 0.20 |  |
| S | 0.20 |  |

FA SUFFIX
LQFP PACKAGE
CASE 873A-02
ISSUE B

Innovate with IDT and accelerate your future networks. Contact: wWw.IDT.com

## For Sales

800-345-7015 408-284-8200
Fax: 408-284-2775

## For Tech Support

netcom@idt.com
480-763-2056
-

## Corporate Headquarters

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138
United States
8003457015
+408 2848200 (outside U.S.)

## Asia Pacific and Japan

Integrated Device Technology Singapore (1997) Pte. Ltd. Reg. No. 199707558G
435 Orchard Road \#20-03 Wisma Atria Singapore 238877 +65 68875505

## Europe

## IDT Europe, Limited

Prime House
Barnett Wood Lane
Leatherhead, Surrey
United Kingdom KT22 7DE
+44 1372363339


[^0]:    1. The device is functional up to 3 GHz and characterized up to 2.7 GHz .
