

# DS91M125

## 125 MHz 1:4 M-LVDS Repeater with LVDS Input

### General Description

The DS91M125 is a 1:4 M-LVDS repeater designed for driving and distributing clock or data signals to up to four multipoint networks.

M-LVDS (Multipoint LVDS) is a new family of bus interface devices based on LVDS technology specifically designed for multipoint and multidrop cable and backplane applications. It differs from standard LVDS in providing increased drive current to handle double terminations that are required in multipoint applications. Controlled transition times minimize reflections that are common in multipoint configurations due to unterminated stubs.

A single DS91M125 channel is a 1:4 repeater that accepts M-LVDS/LVDS/CML/LVPECL signals and converts them to M-LVDS signal levels. Each output has an associated independent driver enable pin. The DS91M125 input conforms to the LVDS standard.

The DS91M125 has a flow-through pinout for easy PCB layout. It provides a new alternative for high speed multipoint interface applications. It is packaged in a space saving SOIC-16 package.


### Features

- DC - 125 MHz / 250 Mbps low jitter, low skew, low power operation
- Independent Driver Enable pins
- Outputs Conform to TIA/EIA-899 M-LVDS Standard
- Controlled transition times minimize reflections
- Inputs Conform to TIA/EIA-644-A LVDS Standard
- 8 kV ESD on M-LVDS output pins protects adjoining components
- Flow-through pinout simplifies PCB layout
- Industrial operating temperature range ( $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ )
- Available in a space saving SOIC-16 package

### Applications

- Multidrop / Multipoint clock and data distribution
- High-Speed, Low Power, Short-Reach alternative to TIA/EIA-485/422
- Clock distribution in AdvancedTCA (ATCA) and MicroTCA ( $\mu\text{TCA}$ ,  $u\text{TCA}$ ) backplanes

### Typical Application




30054202

## Ordering Information


Order Number	Function	Package Type
DS91M125TMA	1:4 Repeater	SOIC-16

## Connection Diagram



30054201

## Logic Diagram



30054203

## Pin Descriptions

Number	Name	I/O, Type	Description
1, 2, 3, 8	DE	I, LVCMOS	Driver enable pins: When DE is low, the driver is disabled. When DE is high, the driver is enabled. There is a 300 k $\Omega$ pull-down resistor on each pin.
6	DI+	I, LVDS	Non-inverting receiver input pin.
7	DI-	I, LVDS	Inverting receiver input pin.
5	GND	Power	Ground pin.
10, 11, 14, 15	A	O, M-LVDS	Non-inverting driver output pin.
9, 12, 13, 16	B	O, M-LVDS	Inverting driver output pin.
4	V <sub>DD</sub>	Power	Power supply pin, +3.3V $\pm$ 0.3V

## Absolute Maximum Ratings (Note 4)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	-0.3V to +4V
LVC MOS Input Voltages	-0.3V to ( $V_{DD} + 0.3V$ )
M-LVDS Output Voltages	-1.9V to +5.5V
LVDS Input Voltages	-0.3V to ( $V_{DD} + 0.3V$ )
Maximum Package Power Dissipation at +25°C	
SOIC Package	2.21W
Derate SOIC Package	19.2 mW/°C above +25°C
Thermal Resistance (4-Layer, 2 oz. Cu, JEDEC)	
$\theta_{JA}$	52°C/W
$\theta_{JC}$	19°C/W
Maximum Junction Temperature	140°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 4 seconds)	260°C

## ESD Susceptibility

HBM <small>(Note 1)</small>	≥ 8 kV
MM <small>(Note 2)</small>	≥ 250V
CDM <small>(Note 3)</small>	≥ 1250V

**Note 1:** Human Body Model, applicable std. JESD22-A114C

**Note 2:** Machine Model, applicable std. JESD22-A115-A

**Note 3:** Field Induced Charge Device Model, applicable std. JESD22-C101-C

## Recommended Operating Conditions

	Min	Typ	Max	Units
Supply Voltage, $V_{DD}$	3.0	3.3	3.6	V
Voltage at M-LVDS Outputs	-1.4		+3.8	V
Voltage at LVDS Inputs	0		$V_{DD}$	V
LVC MOS Input Voltage High $V_{IH}$	2.0		$V_{DD}$	V
LVC MOS Input Voltage Low $V_{IL}$	0		0.8	V
Operating Free Air Temperature $T_A$	-40	+25	+85	°C

## Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified. (Note 5, Note 6, Note 7, Note 10)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>LVC MOS DC Specifications</b>						
$V_{IH}$	High-Level Input Voltage		2.0		$V_{DD}$	V
$V_{IL}$	Low-Level Input Voltage		GND		0.8	V
$I_{IH}$	High-Level Input Current	$V_{IH} = 3.6V$	-15	±1	15	µA
$I_{IL}$	Low-Level Input Current	$V_{IL} = 0V$	-15	±1	15	µA
$V_{CL}$	Input Clamp Voltage	$I_{IN} = -18\text{ mA}$	-1.5			V
<b>M-LVDS Driver DC Specifications</b>						
$ V_{AB} $	Differential output voltage magnitude	$R_L = 50\Omega, C_L = 5pF$	480		650	mV
$\Delta V_{AB}$	Change in differential output voltage magnitude between logic states	Figures 1, 3	-50	0	+50	mV
$V_{OS(SS)}$	Steady-state common-mode output voltage	$R_L = 50\Omega, C_L = 5pF$	0.3	1.6	2.1	V
$ \Delta V_{OS(SS)} $	Change in steady-state common-mode output voltage between logic states	Figures 1, 2	0		+50	mV
$V_{A(OC)}$	Maximum steady-state open-circuit output voltage	Figure 4	0		2.4	V
$V_{B(OC)}$	Maximum steady-state open-circuit output voltage		0		2.4	V
$V_{P(H)}$	Voltage overshoot, low-to-high level output	$R_L = 50\Omega, C_L = 5pF, C_D = 0.5pF$ Figures 6, 7 <small>(Note 8)</small>			$1.2V_{SS}$	V
$V_{P(L)}$	Voltage overshoot, high-to-low level output		-0.2V <sub>s</sub>			V
$I_{OS}$	Differential short-circuit output current	Figure 5 <small>(Note 9)</small>	-43		43	mA
$I_A$	Driver output current	$V_A = 3.8V, V_B = 1.2V$			32	µA
		$V_A = 0V$ or $2.4V, V_B = 1.2V$	-20		+20	µA
		$V_A = -1.4V, V_B = 1.2V$	-32			µA
$I_B$	Driver output current	$V_B = 3.8V, V_A = 1.2V$			32	µA
		$V_B = 0V$ or $2.4V, V_A = 1.2V$	-20		+20	µA
		$V_B = -1.4V, V_A = 1.2V$	-32			µA
$I_{AB}$	Driver output differential current ( $I_A - I_B$ )	$V_A = V_B, -1.4V \leq V \leq 3.8V$	-4		+4	µA

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$I_{A(OFF)}$	Driver output power-off current	$V_A = 3.8V, V_B = 1.2V,$ $DE = 0V$ $0V \leq V_{DD} \leq 1.5V$			32	$\mu A$
		$V_A = 0V$ or $2.4V, V_B = 1.2V,$ $DE = 0V$ $0V \leq V_{DD} \leq 1.5V$	-20		+20	$\mu A$
		$V_A = -1.4V, V_B = 1.2V,$ $DE = 0V$ $0V \leq V_{DD} \leq 1.5V$	-32			$\mu A$
$I_{B(OFF)}$	Driver output power-off current	$V_B = 3.8V, V_A = 1.2V,$ $DE = 0V$ $0V \leq V_{DD} \leq 1.5V$			32	$\mu A$
		$V_B = 0V$ or $2.4V, V_A = 1.2V,$ $DE = 0V$ $0V \leq V_{DD} \leq 1.5V$	-20		+20	$\mu A$
		$V_B = -1.4V, V_A = 1.2V,$ $DE = 0V$ $0V \leq V_{DD} \leq 1.5V$	-32			$\mu A$
$I_{AB(OFF)}$	Driver output power-off differential current ( $I_{A(OFF)} - I_{B(OFF)}$ )	$V_A = V_B, -1.4V \leq V \leq 3.8V,$ $DE = 0V$ $0V \leq V_{DD} \leq 1.5V$	-4		+4	$\mu A$
$C_A$	Driver output capacitance	$V_{DD} = OPEN$		7.8		pF
$C_B$	Driver output capacitance			7.8		pF
$C_{AB}$	Driver output differential capacitance			3		pF
$C_{A/B}$	Driver output capacitance balance ( $C_A/C_B$ )			1		
<b>LVDS Receiver DC Specifications</b>						
$V_{IT+}$	Positive-going differential input voltage threshold			-5	100	mV
$V_{IT-}$	Negative-going differential input voltage threshold		-100	-5		mV
$V_{CMR}$	Common mode voltage range	$VID = 100$ mV	0.05		$V_{DD} - 0.05$	V
$I_{IN}$	Input current	$V_{IN} = 3.6V, V_{DD} = 3.6V$		$\pm 1$	$\pm 10$	$\mu A$
		$V_{IN} = 0V, V_{DD} = 3.6V$		$\pm 1$	$\pm 10$	$\mu A$
$C_{IN}$	Input capacitance	$V_{DD} = OPEN$		5		pF
<b>POWER SUPPLY CURRENT</b>						
$I_{CCD}$	Driver Supply Current	$R_L = 50\Omega, DE = V_{DD}$		67	78	mA
$I_{CCZ}$	TRI-STATE Supply Current	$DE = GND$		21	26	mA
<p><b>Note 4:</b> "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions.</p> <p><b>Note 5:</b> The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.</p> <p><b>Note 6:</b> Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except <math>V_{OD}</math> and <math>\Delta V_{OD}</math>.</p> <p><b>Note 7:</b> Typical values represent most likely parametric norms for <math>V_{DD} = +3.3V</math> and <math>T_A = +25^\circ C</math>, and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.</p> <p><b>Note 8:</b> Specification is guaranteed by characterization and is not tested in production.</p> <p><b>Note 9:</b> Output short circuit current (<math>I_{OS}</math>) is specified as magnitude only, minus sign indicates direction only.</p> <p><b>Note 10:</b> <math>C_L</math> includes fixture capacitance and <math>C_D</math> includes probe capacitance.</p>						

## Switching Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified. (Note 11, Note 12, Note 18)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>DRIVER AC SPECIFICATION</b>						
$t_{PLH}$	Differential Propagation Delay Low to High	$R_L = 50\Omega$ , $C_L = 5\text{ pF}$ ,	3.0	5.5	8.5	ns
$t_{PHL}$	Differential Propagation Delay High to Low	$C_D = 0.5\text{ pF}$	3.0	5.5	8.5	ns
$t_{SKD1}$ ( $t_{sk(p)}$ )	Pulse Skew $ t_{PLHD} - t_{PHLD} $ (Note 14, Note 19)	Figures 6, 7		65	350	ps
$t_{SKD2}$	Channel-to-Channel Skew (Note 15, Note 19)			65	400	ps
$t_{SKD3}$	Part-to-Part Skew (Note 16, Note 19)			2.2	2.5	ns
$t_{SKD4}$	Part-to-Part Skew (Note 17)				5.5	ns
$t_{TLH}$ ( $t_r$ )	Rise Time (Note 19)		1.1	2.0	3.0	ns
$t_{THL}$ ( $t_f$ )	Fall Time (Note 19)		1.1	2.0	3.0	ns
$t_{PZH}$	Enable Time (Z to Active High)	$R_L = 50\Omega$ , $C_L = 5\text{ pF}$ ,		6	11	ns
$t_{PZL}$	Enable Time (Z to Active Low)	$C_D = 0.5\text{ pF}$		6	11	ns
$t_{PLZ}$	Disable Time (Active Low to Z)	Figures 8, 9		6	11	ns
$t_{PHZ}$	Disable Time (Active High to Z)			6	11	ns
$f_{MAX}$	Maximum Operating Frequency (Note 19)		125			MHz

**Note 11:** The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes.

**Note 12:** Typical values represent most likely parametric norms for  $V_{DD} = +3.3\text{V}$  and  $T_A = +25^\circ\text{C}$ , and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

**Note 13:** Specification is guaranteed by characterization and is not tested in production.

**Note 14:**  $t_{SKD1}$ ,  $|t_{PLHD} - t_{PHLD}|$ , is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.

**Note 15:**  $t_{SKD2}$ , Channel-to-Channel Skew, is the difference in propagation delay ( $t_{PLHD}$  or  $t_{PHLD}$ ) among all output channels.


**Note 16:**  $t_{SKD3}$ , Part-to-Part Skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This specification applies to devices at the same  $V_{DD}$  and within  $5^\circ\text{C}$  of each other within the operating temperature range.

**Note 17:**  $t_{SKD4}$ , Part-to-Part Skew, is the differential channel-to-channel skew of any event between devices. This specification applies to devices over recommended operating temperature and voltage ranges, and across process distribution.  $t_{SKD4}$  is defined as  $|Max - Min|$  differential propagation delay.

**Note 18:**  $C_L$  includes fixture capacitance and  $C_D$  includes probe capacitance.


**Note 19:** Specification is guaranteed by characterization and is not tested in production.

# Test Circuits and Waveforms




30054214

FIGURE 1. Differential Driver Test Circuit




30054244

FIGURE 2. Differential Driver Waveforms




30054222


FIGURE 3. Differential Driver Full Load Test Circuit



**FIGURE 4. Differential Driver DC Open Test Circuit**



**FIGURE 5. Differential Driver Short-Circuit Test Circuit**



**FIGURE 6. Driver Propagation Delay and Transition Time Test Circuit**




FIGURE 7. Driver Propagation Delays and Transition Time Waveforms




FIGURE 8. Driver TRI-STATE Delay Test Circuit






FIGURE 9. Driver TRI-STATE Delay Waveforms




# Typical Performance Characteristics




30054250  
Driver Rise Time as a Function of Temperature




30054251  
Driver Fall Time as a Function of Temperature




30054258  
Driver Output Signal Amplitude as a Function of Resistive Load



30054252  
Driver Propagation Delay (tPLHD) as a Function of Temperature






30054253  
Driver Propagation Delay (tPHLD) as a Function of Temperature



30054254  
Driver Power Supply Current as a Function of Frequency

**Physical Dimensions** inches (millimeters) unless otherwise noted



**16-Lead (0.150 Wide) Molded Small Outline Package, JEDEC  
Order Number DS91M125TMA  
NS Package Number M16A**

# Notes

DS91M125

## Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support	
Amplifiers	<a href="http://www.national.com/amplifiers">www.national.com/amplifiers</a>	WEBENCH® Tools	<a href="http://www.national.com/webench">www.national.com/webench</a>
Audio	<a href="http://www.national.com/audio">www.national.com/audio</a>	App Notes	<a href="http://www.national.com/appnotes">www.national.com/appnotes</a>
Clock and Timing	<a href="http://www.national.com/timing">www.national.com/timing</a>	Reference Designs	<a href="http://www.national.com/refdesigns">www.national.com/refdesigns</a>
Data Converters	<a href="http://www.national.com/adc">www.national.com/adc</a>	Samples	<a href="http://www.national.com/samples">www.national.com/samples</a>
Interface	<a href="http://www.national.com/interface">www.national.com/interface</a>	Eval Boards	<a href="http://www.national.com/evalboards">www.national.com/evalboards</a>
LVDS	<a href="http://www.national.com/lvds">www.national.com/lvds</a>	Packaging	<a href="http://www.national.com/packaging">www.national.com/packaging</a>
Power Management	<a href="http://www.national.com/power">www.national.com/power</a>	Green Compliance	<a href="http://www.national.com/quality/green">www.national.com/quality/green</a>
Switching Regulators	<a href="http://www.national.com/switchers">www.national.com/switchers</a>	Distributors	<a href="http://www.national.com/contacts">www.national.com/contacts</a>
LDOs	<a href="http://www.national.com/ldo">www.national.com/ldo</a>	Quality and Reliability	<a href="http://www.national.com/quality">www.national.com/quality</a>
LED Lighting	<a href="http://www.national.com/led">www.national.com/led</a>	Feedback/Support	<a href="http://www.national.com/feedback">www.national.com/feedback</a>
Voltage Reference	<a href="http://www.national.com/vref">www.national.com/vref</a>	Design Made Easy	<a href="http://www.national.com/easy">www.national.com/easy</a>
PowerWise® Solutions	<a href="http://www.national.com/powerwise">www.national.com/powerwise</a>	Solutions	<a href="http://www.national.com/solutions">www.national.com/solutions</a>
Serial Digital Interface (SDI)	<a href="http://www.national.com/sdi">www.national.com/sdi</a>	Mil/Aero	<a href="http://www.national.com/milaero">www.national.com/milaero</a>
Temperature Sensors	<a href="http://www.national.com/tempensors">www.national.com/tempensors</a>	SolarMagic™	<a href="http://www.national.com/solarmagic">www.national.com/solarmagic</a>
Wireless (PLL/VCO)	<a href="http://www.national.com/wireless">www.national.com/wireless</a>	PowerWise® Design University	<a href="http://www.national.com/training">www.national.com/training</a>

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

### LIFE SUPPORT POLICY

**NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION.** As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2009 National Semiconductor Corporation

For the most current product information visit us at [www.national.com](http://www.national.com)



**National Semiconductor Americas Technical Support Center**  
 Email: [support@nsc.com](mailto:support@nsc.com)  
 Tel: 1-800-272-9959

**National Semiconductor Europe Technical Support Center**  
 Email: [europe.support@nsc.com](mailto:europe.support@nsc.com)

**National Semiconductor Asia Pacific Technical Support Center**  
 Email: [ap.support@nsc.com](mailto:ap.support@nsc.com)

**National Semiconductor Japan Technical Support Center**  
 Email: [jpn.feedback@nsc.com](mailto:jpn.feedback@nsc.com)